The invention relates to photodiode layouts for improving dark current matching.
The dark current sets the “noise” limit for low light situations, and is highly temperature dependent. If the dark current is known, the noise floor can be pushed lower, by subtracting the current of a dark reference device (a similar photodiode which is insensitive to light) from the sensor current. A metal cover for blocking incident light is used to build the dark reference device.
Any mismatch in the dark current behaviour between the normal (light sensitive) photodiodes and the dark reference device degrades the performance. The current direction can even be swapped if the dark current of the reference device is larger than that of the photodiodes, causing the read out circuit to fail.
Aspects of the invention provide a dark reference device, an optical sensor and methods of manufacturing a dark reference device as set out in the claims.
Preferred embodiments of the invention will now be described with reference to the accompanying drawings.
Embodiments described herein provide a dark reference device with improved dark current matching. The metal cover of a dark reference device affects the dark current, which can lead to a significant dark current mismatch between the light sensitive photodiodes and the dark reference device. However, the effect of the metal cover on the dark current can be reduced by using two overlapping metal covers comprising openings.
In general, embodiments described herein provide a dark reference device comprising a photodiode with an optical active area and a light shield, which is configured to prevent light from entering the optical active area (i.e. to prevent any light induced charge carriers). The light shield comprises two overlapping metal covers, each metal cover comprising a plurality of openings overlapping the optical active area (instead of using a single continuous metal cover). The interrupted metal covers can provide significant improvements in the dark current matching compared to conventional layouts. The two metal coves may be comprised by two metal layers separated by an interdielectric layer, such as Metal 1 and Metal 2 of a CMOS backend stack. The metal covers may be grounded and may be connected by vias. Preferably, the vias comprise lines of vias around the openings in the first metal cover, so as to provide a continuous metal barrier together with the second metal cover.
The light shield is typically configured to prevent light from entering the peripheral region around the optical active area as well. At least one of the first and second metal covers may extend over a part of the peripheral region. In general, the openings/slots in the metal covers also overlap the peripheral region (i.e. the slotted cover extends over at least a part of the peripheral region). This can further reduce the dark current mismatch. One of the metal covers (e.g. the lowermost) may cover between 50% and 90% of the optical active area. The second metal cover may then cover between 10% and 50% of the optical active area, such that both metal covers together cover 100% of the optical active area. The openings in the metal covers may have a rectangular shape (i.e. forming slots) having a width in the range of 1 μm to 20 μm, depending on the size of the photodiode. The length of the slots may be substantially equal to the length of the underlying optical active area. In preferred embodiments, one or both metal covers comprise square openings (i.e. slots having equal width and length), circular openings, or octagonal openings, which can provide improved symmetry and can allow filling/patterning of the metal layer with a single “slot-cell” that is repeated until the desired area of the photodiode is filled with openings. The circular shapes may have a diameter in the range of 1 μm to 20 μm. The square shapes can have rounded corners. Typically, different types of openings (i.e. in terms of shape and/or size) overlap the optical active area and the peripheral region. In particular, openings overlapping the peripheral region are preferably shaped and positioned so as to accommodate contact structures comprised by the underlying metal layer. Openings having other shapes can also be used, including shapes similar to those described above, such as squares with more rounded corners. Having openings (e.g. rectangular slots) in the metal covers allows for easier compliance with metal density rules, which can otherwise be difficult especially for large area devices (e.g. >100 μm width). In CMOS device manufacturing, the density of metal in a layer has a minimum and a maximum constraint, because the density affects etch rates and because large variations in density can cause thermal expansion stress. For example, the metal density rules may constraint the area density of metal to between 30% and 80%.
The photodiode can have an area to perimeter ratio (defined as area divided by perimeter) in the range of 1 μm to 250 μm. For example, a 10×10 μm2 photodiode has an area of 100 μm2 and a perimeter of 40 μm so the area to perimeter ratio is 2.5 μm. A 100×100 μm2 photodiode has an area of 1000 μm2 and an perimeter of 400 μm which results in a ratio of 25 μm. The dark current mismatch may be lower for large area to perimeter devices (e.g. photodiodes having an area to perimeter ratio in the range of 50 μm to 250 μm).
The dark reference device may be a part of an optical sensor comprising a plurality of normal (light sensitive) photodiodes. In use, the output from the dark reference device in the optical sensor is subtracted from the output from each of the normal photodiodes in the sensor. The optical sensor may comprise a plurality of dark reference devices as described herein.
Embodiments described herein also provide a method of making a dark reference device. The method comprises providing a photodiode with an optical active area, and providing a light shield configured to prevent light from entering the optical active area, wherein the light shield comprises first and second overlapping metal covers, and wherein each of the metal covers comprises a plurality of openings.
The step of providing the light shield may comprise depositing a first metal layer and patterning the first metal layer to form the first metal cover, forming lines of vias around said openings in said first metal layer; and depositing a second metal layer and patterning the second metal layer to form the second metal cover. The lines of vias connect the two metal covers while also providing a continuous metal cover without gaps to prevent light penetration. Typically, the method is performed in a CMOS process.
While specific embodiments of the invention have been described above, it will be appreciated that the invention may be practiced otherwise than as described. The descriptions above are intended to be illustrative, not limiting. It will be apparent to one skilled in the art that modifications may be made to the invention as described without departing from the scope of the claims set out below.
Each feature disclosed or illustrated in the present specification may be incorporated in the invention, whether alone or in any appropriate combination with any other feature disclosed or illustrated herein.
Number | Date | Country | Kind |
---|---|---|---|
2009326.6 | Jun 2020 | GB | national |