Claims
- 1. A data carrier, comprising:at least one transmitting/receiving antenna; at least one circuit unit having supply voltage terminals; a rectifier circuit connected downstream of said at least one transmitting/receiving antenna and serving for providing a supply voltage for said at least one circuit unit; a voltage regulating circuit connected in parallel with said supply voltage terminals of said at least one circuit unit and connected to said rectifier circuit, said voltage regulating circuit having an output for tapping off a signal proportional to a regulating signal of said voltage regulating circuit; and a controllable clock signal generator having a control input connected to said output of said voltage regulating circuit, said controllable clock signal generator connected to said at least one circuit unit and outputs a clock signal received by said at least one circuit unit.
- 2. The data carrier according to claim 1, wherein said voltage regulating circuit contains a first transistor connected between said supply voltage terminals, and a second transistor connected to one of said supply voltage terminals and has an output terminal, said first transistor forms with said second transistor a current mirror circuit having an output terminal connected to said control input of said controllable clock signal generator, said output terminal of said current mirror is said output terminal of said second transistor.
- 3. The data carrier according to claim 1, wherein said controllable clock signal generator is a voltage-controlled oscillator.
- 4. A smart card, comprising:at least one transmitting/receiving antenna; at least one circuit unit having supply voltage terminals; a rectifier circuit connected downstream of said at least one transmitting/receiving antenna and serving for providing a supply voltage for said at least one circuit unit; a voltage regulating circuit connected in parallel with said supply voltage terminals of said at least one circuit unit and connected to said rectifier circuit, said voltage regulating circuit having an output for tapping off a signal proportional to a regulating signal of said voltage regulating circuit; and a controllable clock signal generator having a control input connected to said output of said voltage regulating circuit, said controllable clock signal generator connected to said at least one circuit unit and outputs a clock signal received by said at least one circuit unit.
Priority Claims (1)
Number |
Date |
Country |
Kind |
98114198 |
Jul 1998 |
EP |
|
CROSS-REFERENCE TO RELATED APPLICATION
This application is a continuation of copending International Application No. PCT/EP99/05392, filed Jul. 27, 1999, which designated the United States.
US Referenced Citations (7)
Number |
Name |
Date |
Kind |
5265161 |
Rodriguez |
Nov 1993 |
A |
5418353 |
Katayama et al. |
May 1995 |
A |
5862174 |
Yokota et al. |
Jan 1999 |
A |
5998978 |
Connell et al. |
Dec 1999 |
A |
6126077 |
Tanaka et al. |
Oct 2000 |
A |
6173899 |
Rozin |
Jan 2001 |
B1 |
6176433 |
Uesaka et al. |
Jan 2001 |
B1 |
Foreign Referenced Citations (5)
Number |
Date |
Country |
0 296 414 |
Dec 1988 |
EP |
0 534 559 |
Mar 1993 |
EP |
0701222 |
Mar 1996 |
EP |
0813303 |
Dec 1997 |
EP |
WO 9708651 |
Mar 1997 |
WO |
Continuations (1)
|
Number |
Date |
Country |
Parent |
PCT/EP99/05392 |
Jul 1999 |
US |
Child |
09/771914 |
|
US |