Claims
- 1. A data processing unit adapted to exchange data with another data processing unit via a network, said data processing unit comprising:
- main storage means for storing programs and data, and comprising counter means for storing a content;
- instruction processor means, coupled to said main storage means, for issuing transfer requests by executing programs stored in said main storage means; and
- transfer processor means, coupled to said main storage means and said instruction processor means, for enqueuing the transfer requests from said instruction processor means into a transfer request queue, and for carrying out a transfer process between said main storage means and the network based on each transfer request which is obtained from the transfer request queue, said transfer processor means comprising:
- first register storing means for storing an expected value of the content of said counter means for an arbitrary process, and
- second register storing means for storing a flag indicating whether an interrupt has been generated with respect to said instruction processor means, said transfer processor means generating the interrupt with respect to said instruction processor means and setting the flag in said second register means when the content of said counter means and the expected value in said first register means match for the arbitrary process, wherein the content is updated by said transfer processor means every time the transfer process is carried out based on the transfer request and is accessible by said instruction processor means, and wherein said instruction processor means recognizes an end of the transfer process by said transfer processor means from the content of said counter means.
- 2. The data processing unit as claimed in claim 1, wherein the arbitrary process corresponds to one or a plurality of transfer request queues.
- 3. The data processing unit as claimed in claim 1, wherein said transfer processor means includes:
- third register means for storing an address of said counter means in said main storage means for the arbitrary process.
- 4. The data processing unit as claimed in claim 3, wherein said instruction processor means sets the expected value and the address of said counter means for the arbitrary process in said first and third register means, respectively.
- 5. The data processing unit as claimed in claim 3, wherein:
- said transfer processor means enqueues a plurality of transfer request queues;
- a plurality of said counter means are provided in correspondence with the plurality of transfer request queues;
- a plurality of said first and third register means are respectively provided in correspondence with the plurality of processes,
- each of said processes corresponding to one or a plurality of transfer request queues.
- 6. The data processing unit as claimed in claim 1, wherein said counter means stores the content which is updated every time at least one of transmission and reception is carried out by the transfer process based on the transfer request.
Priority Claims (2)
Number |
Date |
Country |
Kind |
4-339096 |
Dec 1992 |
JPX |
|
4-339097 |
Dec 1992 |
JPX |
|
Parent Case Info
This application is a division of application Ser. No. 08/166,929, filed Dec. 15, 1993, now pending.
US Referenced Citations (10)
Foreign Referenced Citations (5)
Number |
Date |
Country |
0157075 |
Oct 1985 |
EPX |
0409285 |
Jan 1991 |
EPX |
0502214 |
Sep 1992 |
EPX |
4-167842 |
Jun 1992 |
JPX |
WO9000841 |
Jan 1990 |
WOX |
Divisions (1)
|
Number |
Date |
Country |
Parent |
166929 |
Dec 1993 |
|