Different data storage devices, such as solid state memory devices and disc drives, may connect to a host device, such as a computer, a personal media player or a network device, according to one of a variety of interconnect standards. An interconnect standard defines both electrical and mechanical interfaces, and the electrical and mechanical interfaces for an interconnect standard are generally exclusive to that interconnect standard.
Interconnect standards include both internal interconnect standards, i.e., standards intended for connectivity between a host device an data storage device contained within a housing of the host device, as well as external interconnect standards, i.e., standards intended for connectivity between a host device and a data storage device externally located relative to the host device. Examples of internal interconnect standards include Serial Advanced Technology Attachment (SATA) standards, integrated drive electronics (IDE) standards, Small Computer System Interface (SCSI) standards, and Serial Attached SCSI (SAS) standards. Examples of external interconnect standards include Universal Serial Bus (USB) standards, IEEE-1394 (Firewire) standards, Fiber Channel (FC) standards, Internet SCSI (iSCSI) standards and External SATA (eSATA) standards.
As one example, this disclosure is directed to a data storage device comprising a data storage medium; a connector that provides an interface between the data storage medium and a host device. The interface is configured to provide connectivity according to a plurality of storage interconnect standards. The data storage device also includes a interconnect detector configured to determine the presence of a physical connection to the host device and identify an interconnect standard of the host device, wherein the interconnect standard of the host device is one of the plurality of storage interconnect standards; and a controller configured to: receive an indication of the interconnect standard of the physical connection from the interconnect detector, receive data access commands in accordance with the interconnect standard from the host device via the connector; process the data access commands by accessing the data storage medium; and send a response to the data access commands in accordance with the interconnect standard to the host via the connector.
In another example, this disclosure is directed to a data storage device comprising: a data storage medium; a circuit board; one or more connectors coupled to the circuit board, wherein the one or more connectors are configured to provide connectivity with a host device in accordance with at least two distinct interconnect standards; an interconnect detector on the circuit board, wherein the interconnect detector is configured to determine the presence of a physical connection to the host device and identify an interconnect standard of the physical connection, wherein the interconnect standard of the physical connection is one of the least two distinct interconnect standards; and a controller on the circuit board. The controller is configured to: receive data access commands from the host device in accordance with the interconnect standard of the physical connection via the one or more connectors; process the data access commands by accessing the data storage medium; and send responses to the data access commands to the host in accordance with the interconnect standard of the physical connection.
In another example, this disclosure is directed to a method comprising: detecting a first voltage within a first conductor of a connector; associating the first voltage with a first interconnect standard; corresponding with a first host device via the connector using the first interconnect standard; detecting a voltage change from a baseline voltage to a contrasting voltage within a second conductor of the connector; associating the voltage change with a second interconnect standard; and corresponding with a second host device via the connector using the second interconnect standard.
These and various other features and advantages will be apparent from a reading of the following detailed description.
Data storage device 100 includes base 104 and cover 102, which combine to form a housing containing data storage medium 101. As shown in
Data storage device 100 further includes connector array 106. Connector array 106 includes SATA power connector 120 including electrical contacts 122, modified SATA connector 110 and jumper module 130 with speed-select pins 132 with jumper 136. While jumper module 130 is shown as part of connector array 106, jumper module 130 may be positioned at any location on data storage device 100. For example, jumper module 130 may be positioned on the back of data storage device 100, opposite connector array 106. Such a configuration would facilitate space for additional connectors to be included with connector array 106. One such example is shown in
Connector array 106, including the physical dimensions of SATA power connector 120 and modified SATA connector 110, substantially conform to a SATA standard provided by the SATA International Organization. As referred to herein, substantial conformance to an interconnect standard means that an interface provides functional connectivity with a mating interface that meets the interconnect standard. As of the filing of this application, the SATA International Organization has provided at least three specifications including: the SATA 1.5 GB/s specification, a SATA 3 GB/s specification and a SATA 6 GB/s specification. The SATA 6 GB/s specification is also referred to as, “Serial ATA International Organization: Serial ATA Revision 3.0,” and was ratified by the SATA International Organization on or about Aug. 18, 2008. The entire contents of each of these SATA specifications are incorporated by reference herein. In other examples, a connector or connector array may substantially conform to a different internal interconnect standard such as an Integrated Drive Electronics (IDE) standard, also referred to as a Parallel Advanced Technology Attachment (PATA) standard, a Small Computer System Interface (SCSI) standard, a Serial Attached SCSI (SAS) standard and an ultra ATA standard. This list is not exhaustive and other internal interconnect standards may also be suitable in accordance with the techniques disclosed herein.
Modified SATA connector 110 is a male connector with an L-shaped cross-section including a long leg and a short leg that meet to form inside corner 111. Electrical contacts 112 are located on the long leg of the L-shaped cross-section on the same side of the long leg as inside corner 111. Electrical contacts 112 include seven separate electrical contacts configured in accordance with a SATA specification to provide connectivity with a host device according to the SATA specification.
Modified SATA connector 110 also includes electrical contacts 114, which constitute additional electrical contacts other than those provided for in a SATA specification. Electrical contacts 114 are located in on the long leg of the L-shaped cross-section on an opposite side of the long leg relative to inside corner 11. Electrical contacts 114 include nine separate electrical contacts to facilitate connectivity with a host device in accordance with an external interconnect standard, such as a USB standard as defined by USB Implementers Forum, Inc. As of the filing of this application, USB Implementers Forum, Inc. has published at least four specifications including: the USB 1.0 specification, the USB 1.1 specification, the USB 2.0 specification, and the USB 3.0 specification. The USB 3.0 specification, revision 1.0 was released on or about Nov. 12, 2008 by USB Implementers Forum, Inc. In addition, the USB 1.0 specification was released in or about January, 1996, the USB 1.1 specification was released in or about September, 1998, while the USB 2.0 specification was released in or about April, 2000. The entire contents of each of these USB specifications are incorporated by reference herein. In other examples, a connector or connector array may facilitate connectivity with a host device in accordance with a different external interconnect standard such as an IEEE-1394 (Firewire) standard, a Fiber Channel (FC) standard, an Internet SCSI (iSCSI) standard, and an External SATA (eSATA) standard. This list is not exhaustive and other external interconnect standards may also be suitable in accordance with the techniques disclosed herein. In some examples, a modified connector, such as connector 110 may instead facilitate connectivity according to multiple internal interconnect standards alternatively or in addition to facilitating connectivity according to one or more external interconnect standards.
As previously mentioned, electrical contacts 114 include nine separate electrical contacts to facilitate connectivity with a host device in accordance with an external interconnect standard, such as a USB standard. As an example, the USB 3.0 specification defines an interconnect standard that includes nine individual conductors. While the USB 3.0 specification includes nine electrical contacts, other external interconnect standards include different numbers of electrical contacts and the number of separate electrical contacts contained in electrical contacts 114 may be modified accordingly. Data storage device 100 may be configured to communicate using electrical contacts 114 and communication protocols associated with the USB 3.0 specification. Using a cable that converts the configuration of electrical contacts 114 to conform to a connector defined by an external interconnect standard, such as the USB 3.0 specification, data storage device 100 may be directly connected to a host device using the external interconnect standard. Cable 600, as shown in
Even with the addition of electrical contacts 114, connector array 106 is fully compatible with devices configured according to the SATA interconnect standard. For example, data storage device 100 can be directly mounted in a disc drive bay of a laptop computer configured according to the SATA interconnect standard. In such a configuration, the electrical connection between the laptop computer and data storage device may only include contacts 112, and not contacts 114. In other examples, an external interconnect standard may be used simultaneously with an internal interconnect standard, e.g., to connect data storage device 100 to more than one host device or to increase the data transfer rate between the data storage device 100 and the host device. As another example, data storage device 100 may be configured such that a host device may recognize data storage device 100 as two separate devices: one device that communicates via an internal interconnect standard and one device that communicates via an external interconnect standard. In any of these examples, a cable such as cable 500 (
With reference to
Following this initial connection, data storage device 100 receives data access commands, such as read or write commands, from a host device via modified SATA connector 110 in connector array 106. Incoming commands are processed by controller 141, which is mounted to circuit board 140. Controller 141 communicates with the host device in accordance with the interconnect standard of the physical connection as stored in local memory 144. Controller 141 operates in accordance with programming stored in local memory 144 to schedule execution of the data access commands. Buffer 146 temporarily stores data to be written to data storage medium 101 and temporarily stores data from data storage medium 101 pending transfer to a host. In some examples, the functionality of controller 141 and interconnect detector 142 may be included in a common integrated circuit mounted to circuit board 140.
Data storage device 100 provides numerous advantages over a data storage device that facilitates only a single interconnect standard. By facilitating multiple interconnect standards, data storage device may be used as both an internal data storage device an external data storage device. While such flexibility may be useful to a consumer, it may also be advantageous from a business and manufacturability standpoint. Manufacturing facilities for data storage devices represent significant investments. The flexibility provided by the multiple interconnect standards of data storage device 100 allows a manufacturer to supply both external or internal data storage devices as the market demands without altering its manufacturing facilities or production schedule. Post-production, a manufacturer may choose to constrain the functionality of data storage device 100 to only one of the interconnect standards facilitated by data storage device 100. Correspondingly, the manufacture may set different price points for the different interconnect standards data storage device 100 to maximize the profitability of data storage device 100. In addition, a manufacturer may modify data storage device 100 in manner suitable for its intended use. For example, a manufacture may add a shock absorption case to the exterior of data storage device 100 when intended to be used as an external data storage device or add mounting fixtures to the exterior of data storage device 100 when intended to be used as an internal data storage device.
Like data storage device 100, data storage device 200 is compatible with multiple interconnect standards. Data storage device 200 includes a connector array 206 including SATA power connector 220 and modified SATA connector 210. Connector 210 is a modified connector because it includes electrical contacts 214, which are in addition to the electrical contacts defined by an SATA interconnect standard, contacts 212. Connector array 206 and modified SATA connector 210 substantially conform to a SATA standard. As will be described in greater detail below, data storage device 200 and electrical contacts 214 are configured to provide connectivity according to a USB standard.
Data storage device 200 includes base 204 and cover 202, which combine to form a housing containing data storage medium 201. Data storage medium 201 may be a rotatable magnetic data storage disc, solid state memory, or other data storage medium. Data storage device 200 further includes connector array 206. Connector array 206 includes SATA power connector 220 including electrical contacts 222, modified SATA connector 210 and jumper module 230 with speed-select pins 232 with jumper 236. Connector array 206, including the physical dimensions of SATA power connector 220 and modified SATA connector 210, substantially conforms to a SATA standard provided by the SATA International Organization.
Modified SATA connector 210 is a male connector with an L-shaped cross-section including a long leg and a short leg that meet to form inside corner 211. Electrical contacts 212 are located on the long leg of the L-shaped cross-section on the same side of the long leg as inside corner 211. Electrical contacts 212 include seven separate electrical contacts configured in accordance with a SATA specification to provide connectivity with a host device according to the SATA specification.
Modified SATA connector 210 includes electrical contacts 214, which constitute additional electrical contacts other than those provided for in a SATA specification. Electrical contacts 214 are located in on the long leg of the L-shaped cross-section on an opposite side of the long leg relative to inside corner 21. Electrical contacts 214 include seven separate electrical contacts. The combination of electrical contacts 214 with electrical contacts 212 facilitates connectivity with a host device in accordance with an external interconnect standard, such as a USB standard or other standard. For example, the USB 3.0 specification includes nine conductors. To facilitate connectivity according to the USB 3.0 specification data storage device uses a total of at least nine contacts of electrical contacts 212, 214 must be used. For example, two contacts of electrical contacts 212 may be combined with the seven contacts of electrical contacts 214. Using cable that converts the configuration of electrical contacts 212, 214 to conform to a connector defined by an external interconnect standard, such as the USB 3.0 specification, data storage device 200 may be directly connected to a host device using the external interconnect standard.
Like data storage device 100, data storage device 300 is compatible with multiple interconnect standards. Data storage device 300 includes a standard SATA connector array 306, including SATA power connector 320 including electrical contacts 322 and standard SATA connector 310 including electrical contacts 312. In addition, connector array 306 includes mini-USB connector 340 to facilitate connectivity according to a USB standard. The use of a mini-USB connector facilitates connectivity between data storage device 300 and a host device using a cable that conforms to a USB standard as opposed to a custom cable as required by data storage devices 100, 200. In other examples, a connector that conforms to a different internal or external interconnect standard may be substituted for mini-USB connector 340.
Female connector 550 is configured to mate with modified SATA connector 110 (
At junction 580, the conductors within cabling section 558 connect to conductors within cabling sections 568, 578. Cabling section 568 includes seven conductors to provide connectivity in accordance with a SATA standard, such as a SATA 6.0 GB/s specification whereas cabling section 578 includes nine connectors in accordance with a USB standard, such as a USB 3.0 specification. The conductors within cabling sections 558, 568, 578 and junction 580 serve to directly connect electrical contacts 554 of connector 550 to electrical contacts 566 of connector 560 and to directly connect electrical contacts 556 of connector 550 to electrical contacts 574 of connector 570.
Female connector 650 is configured to mate with modified SATA connector 110 (
Cabling section 658 includes nine conductors to provide connectivity in accordance with a USB specification. The conductors within cabling section 658 serve to directly connect electrical contacts 654 of connector 650 to electrical contacts 674 of connector 670 to facilitate USB connectivity.
As shown in
SATA electrical connectivity is similar to USB 3.0 electrical connectivity. SATA and USB 3.0 standards include three differential pairs of wires: super speed transmitter differential pair (SSTX), super speed receiver differential pair (SSRX), and differential pair (D). The connections for the differential pairs are shown in
As discussed with respect to
Connectors 910, 912 are coupled to circuit board 920 and are configured to provide connectivity with a host device in accordance with at least two distinct interconnect standards. For example, a SATA interconnect standard is distinct from both the USB 1.1 standard and the USB 2.0 standard because SATA interconnect standards are not backwards-compatible with either the USB 1.1 standard or the USB 2.0 standard and because the USB 1.1/2.0 standards are not compatible with SATA standards. The electrical contacts of connectors 910, 912 connect to SOC 930 via traces on circuit board 930. The traces pass through A/C couplers 928, which serve to protect SOC 930 from voltage or current spikes.
The functionality of SOC 930 depicted in
Interconnect detector 936 determines the presence of a physical connection with a host device by measuring the voltage of two input traces: trace 921 from the ground connection of connector 910 and trace 922 from the ground connection of connector 912. Trace 921 is electrically coupled to a voltage plane in board 920 or other voltage source via resistor 923. When there is no connection with a host device via connector 910, trace 921 assumes the voltage of the voltage source opposite resistor 923. However, wherein there is a connection with a host device via connector 910, trace 921 assumes the voltage of the ground connection from the host device. Resistor 923 provides a high resistance to limit charge loss from the ground through trace 921. Interconnect detector 936 detects the voltage of trace 921 to determine if there is a connection to a host device via connector 910. In particular, a voltage change from a baseline (positive) voltage to a contrasting voltage (ground) within trace, 921, which is electrically coupled to the ground conductor of connector 910 represents a new connection to a host device via connector 910.
Interconnect detector 936 operates in the same manner to determine if there is a connection to a host device via connector 912. In particular, trace 922 is electrically coupled to a voltage plane in board 920 or other voltage source via resistor 924. When there is no connection with a host device via connector 912, trace 922 assumes the voltage of the voltage source opposite resistor 924. However, wherein there is a connection with a host device via connector 912, trace 922 assumes the voltage of the ground connection from the host device. Interconnect detector 936 detects the voltage of trace 922 to determine if there is a connection to a host device via connector 912. In this manner, interconnect detector 936 determines if there is connection with a host device via one or both of connectors 910, 912 using the voltages of traces 921, 922.
In the configuration shown in
Connector array 911 and SOC 930 are the same as shown in
Processor 941 serves to configure SOC 930 at start-up and includes firmware to support the connectivity of the plurality of storage interconnect standards supported by data storage device 900. In other examples, the firmware for processor 941 may be all or partially located separately from SOC 930 on board 920.
Following start-up, buffer manager 946 controls input and output operations with a host device. As one example, buffer manager 946 also controls media interface 947 for reading and writing data to data storage medium 901. In addition, buffer manager 946 uses memory 944 as a cache for input and output data as needed. For example, commonly accessed data may be stored in memory 944 to provide faster response time for data access commands as compared to retrieving data directly from data storage medium 901. Buffer manager 946 may also temporarily store data from the host device in memory 944 prior to writing the data to data storage medium 901 via media interface 947. In different examples, memory 944 may be internal or external to SOC 930. As one example, memory 944 may be DRAM located on circuit board 920.
SOC 930 serves as the controller for data storage device 900. In one example, SOC 930 may receive an indication of the interconnect standard of the physical connection from interconnect detector 936, receive data access commands in accordance with the interconnect standard from the host device via the connector, process the data access commands by accessing data storage medium 901, and send a response to the data access commands in accordance with the interconnect standard to the host via connector array 911.
In a further example, interconnect detector 936 may detect a different interconnect standard, presumably with a different host device, and SOC 930 may correspond with the new host device according to the different interconnect standard. In such an example, interconnect detector 936 may detect voltage change in one or both of traces 921, 922 and associate the second voltage change with the different interconnect standard as discussed in greater detail above. In one example, after a first detecting a voltage indicating a connection via connector 910, trace 921 may return to a baseline voltage, indicating the connection via connector 910 was lost. Then the voltage in trace 922 could change to indicate a new connection via connector 912. SOC 930 would receive an indication of the new interconnect standard from interconnection detector 936. SOC 930 could then correspond via the new connection via connector 912. In this manner, data storage device 900 may be used with a plurality of host devices and a plurality of interconnect standards.
Circuit board 1020, may be, e.g., a printed circuit board. SATA connector 1010 and mini-USB connector 912 are mounted to circuit board 920. In contrast to SATA connector 910 of
The techniques described in this disclosure may be implemented, at least in part, in hardware, software, firmware or any combination thereof. For example, various aspects of the techniques associated with computational components such as SOC 930 may be implemented within one or more microprocessors, digital signal processors (DSPs), application specific integrated circuits (ASICs), field programmable gate arrays (FPGAs), or any other equivalent integrated or discrete logic circuitry, as well as any combinations of such components, embodied in programmers, such as physician or patient programmers, stimulators, or other devices. The terms “processor,” “processing circuitry,” “controller” or “module” may generally refer to any of the foregoing logic circuitry, alone or in combination with other logic circuitry, or any other equivalent circuitry, and alone or in combination with other digital or analog circuitry.
For aspects implemented in software or firmware, at least some of the functionality ascribed to the systems and devices described in this disclosure may be embodied as instructions on a computer-readable medium such as random access memory (RAM), read-only memory (ROM), non-volatile random access memory (NVRAM), electrically erasable programmable read-only memory (EEPROM), FLASH memory, magnetic media, optical media, or the like. The instructions may be executed to support one or more aspects of the functionality described in this disclosure.
The implementations described above and other implementations are within the scope of the following claims.
This application is a continuation-in-part of U.S. patent application Ser. No. 12/410,360, filed Mar. 24, 2009, which claims the benefit of U.S. Provisional Application No. 61/127,808, filed May 15, 2008. The entire contents of both U.S. patent application Ser. No. 12/410,360 and U.S. Provisional Application No. 61/127,808 are incorporated by reference herein.
Number | Name | Date | Kind |
---|---|---|---|
4686506 | Farago | Aug 1987 | A |
5741151 | Youngers | Apr 1998 | A |
6719591 | Chang | Apr 2004 | B1 |
6886057 | Brewer et al. | Apr 2005 | B2 |
6888727 | Chang | May 2005 | B2 |
6895447 | Brewer et al. | May 2005 | B2 |
7021971 | Chou et al. | Apr 2006 | B2 |
7104848 | Chou et al. | Sep 2006 | B1 |
7108560 | Chou et al. | Sep 2006 | B1 |
7124152 | Fish | Oct 2006 | B2 |
7125287 | Chou et al. | Oct 2006 | B1 |
7182630 | Su | Feb 2007 | B1 |
7182646 | Chou et al. | Feb 2007 | B1 |
7186147 | Chou et al. | Mar 2007 | B1 |
7207831 | Chen | Apr 2007 | B2 |
20060174049 | Lin et al. | Aug 2006 | A1 |
20080200072 | Cheong | Aug 2008 | A1 |
Number | Date | Country | |
---|---|---|---|
20100223416 A1 | Sep 2010 | US |
Number | Date | Country | |
---|---|---|---|
61127808 | May 2008 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 12410360 | Mar 2009 | US |
Child | 12777236 | US |