DC-DC transformer with inductor for the facilitation of adiabatic inter-capacitor charge transport

Information

  • Patent Grant
  • 12237765
  • Patent Number
    12,237,765
  • Date Filed
    Monday, April 3, 2023
    2 years ago
  • Date Issued
    Tuesday, February 25, 2025
    7 months ago
Abstract
In a power converter, a switching network having switches that operate at a common frequency and duty cycle interconnects circuit elements. These circuit elements include capacitors that are in a capacitor network and a magnetic filter. When connected to the capacitors by a switch from the switching network, the magnetic filter imposes a constraint upon inter-capacitor charge transfer between the capacitors to maintain the filter's second terminal at a voltage. The switching network transitions between states. These states include a first state, a second state, and a third state. In both the first state and the third state, the first magnetic-filter terminal couples to the capacitor network. In the second state, which occurs between the first and third state, the switches ground the first magnetic-filter terminal.
Description
FIELD OF DISCLOSURE

This disclosure relates to power conversion, and in particular, to DC power conversion.


BACKGROUND

A known power converter is obtained by placing a regulator in series with a charge pump. An example of such a regulator operates by switching an inductor into one state and into a second state according to some switch duty cycle. The inductor in this regulator performs two functions. One is to control the output voltage of the converter. The other is to promote adiabatic charge transfer among the capacitors within the charge pump.


Known power converters operating according to the above principles are described in U.S. Pat. Nos. 8,860,396, 8,743,553, 8,503,203, 8,693,224, 8,339,184, 8,619,445, 8,723,491, and 8,817,501, the contents of which are all herein incorporated by reference in their entirety.


SUMMARY

The invention is based on the recognition that the regulator's dual function of regulation and promoting adiabatic charge transfer can be carried out by different components.


The invention includes reducing the functionality of a component that has always been used to carry out two functions and relocating it so that it can no longer carry out one of those functions. A new circuit component is added to carry out the function that used to be carried out by the existing component. The invention thus achieves a more complex circuit with an additional component that was not needed in the prior art.


The invention also reduces the die area required for the circuit by increasing the number of components that have to be placed on the die.


In addition to reducing chip area, the invention described herein also fills in certain holes in the performance of the overall power converter and makes it possible to carry out more of the voltage transformation within the charge pump, where it can be done most efficiently.


In a general aspect, one or more arrangements of a power converter are made up of a combination of an interconnection of sections, including at least a “voltage transformer,” a “magnetic filter,” and a “current regulator,” wherein these denotations have no further implicit connotations.


The power converter has terminals that include a first pair of terminals and a second pair of terminals, also referred to as the “controller” pair of terminals. In at least some embodiments, an operating power converter controls a voltage measured between the controlled pair of terminals. Typically, the power converter accepts power at the first pair of terminals from a power source (e.g., an unregulated voltage source), referred to as the “powered” pair of terminals, and provides power at a controlled voltage at the second pair of terminals (e.g., to a substantially resistive load), referred to as the “load” pair of terminals. It should be understood, however, that other arrangements can be used.


The voltage transformer, which is not to be confused with a conventional magnetic core alternating current “transformer,” has a least three terminals and comprises a switched arrangement of capacitors. Generally, sequential operation of switches in the voltage transformer causes a voltage transformation, generally by a rational multiple, between a first pair of terminals of the voltage transformer and a second pair of terminals of the voltage transformer. In general, one pair of terminals is associated with a higher voltage than the other pair. These pairs of terminals are hereinafter referred to as the “high voltage” pair of terminals and the “low voltage” pair of terminals, respectively.


The sequential operation of the switches causes charge to transfer between capacitors of the voltage transformer. The rate of charge transfer is constrained by a current through at least one of the terminals of the voltage transformer. This terminal will be referred to as a “charge transfer rate constraint” terminal.


When the rate of charge transfer between capacitors in at least one capacitor of the voltage transformer is constrained for at least some of the time, for example, by the current at the charge transfer rate constraint terminals, the voltage transformer is deemed to be “adiabatic.” If at least some but not necessarily all of the charge transfers are controlled, the voltage transformer is termed “partially adiabatic.” Otherwise the voltage transformer is “fully adiabatic.”


The magnetic filter comprises two terminals coupled in a circuit path without any switching activity. The magnetic filter opposes changes in the current flowing through at least one of the terminals, hereinafter referred to as the “filtered terminal(s)” of the magnetic filter, and generally maintains a substantially constant current through the filtered terminal(s) during steady state operation of the power converter. In some examples, the circuit path joining the terminals includes a passive inductor. In any case, because the path between the two terminals does not require a switch, there is no switch on the path that must be sized or selected to accommodate the maximum voltage or current that may be present on the path during operation.


The current regulator has at least two terminals and comprises a switched arrangement of at least one inductor. Generally, controlled sequential operation of one or more switches of the current regulator controls current flow through a least one of the terminals, hereinafter referred to as a “controlled terminal,” of the current regulator. In general, although the current regulator may regulate current flow, the regulation of current flow may be based on the output voltage (e.g., a time average voltage), which may be measured between a pair of terminals of the current regulator, or between other terminals within or at the interface of the power converter.


A common feature of a number of embodiments is that the arrangement of the voltage transformer, magnetic filter, and current regulator of the power converter is that a filtered terminal of the magnetic filter is directly coupled (i.e., without intervening switches) to a first terminal of the voltage transformer, with this first terminal being a charge transfer control terminal. Preferably, the magnetic filter is so coupled to a low voltage pair of terminals, recognizing that generally, the magnitude of current flow is higher at the low voltage terminals that at the high voltage terminals of the voltage transformer.


Another common feature is that the controlled terminal of the current regulator is directly coupled (i.e., without intervening switches) to a second terminal (different than the first terminal) of the voltage transformer. The second terminal may be, but is not necessarily, a charge transfer rate control terminal of the voltage transformer.


In some examples, the current regulator is coupled to multiple terminals of the voltage transformer, or to multiple separate voltage transformer sections of the power converter. In other examples, multiple current regulators, or current regulators having multiple separate controlled terminals, are coupled to multiple terminals of the voltage transformer or to multiple separate voltage transformers.


In operation of the power converter, the current regulator is controlled to achieve a controlled voltage at the controlled terminals of the power converter.


A number of configurations of the voltage transformer, magnetic filter, and current regulator can be grouped into (possibly overlapping) classes referred to as “series,” “sigma,” and “pseudo series,” without connoting any particular attributes by these names.


The series class of configurations includes configurations in which the current regulator, the voltage transformer, and the magnetic filter are connected in series between the first pair and the second pair of terminals of the power converter. In at least some of these configurations, the magnetic filter is coupled to a controlled/load terminals of the power converter, and the current regulator is coupled to a powered terminal of the regulator. In at least other of these configurations, the magnetic filter is coupled to a powered terminal of the power converter and the current regulator is coupled to a controlled terminal of the power converter.


The sigma class and the pseudo series class of configurations include configurations in which one controlled terminal of the current regulator is coupled to a controlled terminal of the power converter. The voltage transformer is also coupled to the same (or potentially a different) controlled terminal of the power converter via the magnetic filter such that the magnetic filter provides a path from a charge transfer rate control terminal of the voltage transformer to the controlled terminal. In at least some configurations of the sigma class, another terminal of the current regulator is coupled to the voltage transformer, such that in operation, control of the current regulator affects a voltage on the first pair or the second pair of terminals of the voltage transformer. For example, if a terminal of the first pair of terminals of the voltage transformer is coupled via the magnetic filter to a controlled terminal of the power converter to which a controlled terminal of the current regulator is also coupled, then another terminal of the current regulator is coupled to a terminal of the second pair of terminals of the voltage transformer.


The sigma class of configurations includes configurations in which there exists a path from a terminal of the first pair of terminals of the power converter to a terminal of the second pair of terminals of the power converter that passes through the current regulator without passing through the voltage transformer.


The pseudo series class of configurations includes configurations in which the voltage transformer is coupled to a controlled terminal of the power converter through a first path that passes via the magnetic filter but not the current regulator, as well as via a second path that that passes via the current regulator but not the magnetic filter.


An advantage of at least some configurations of the sigma and the pseudo parallel classes is that some of the power flow through the power converter passes through the magnetic filter but not the current regulator. Because the magnetic filter does not introduce a switch on power flow path though the magnetic filter, power losses (e.g., resistive and capacitive losses in a switch) are reduced and overall efficiency of the power converter is improved.


An advantage of at least some configurations of any of the classes are that the number or range of combinations of terminal voltages supported by the power converted can be increases as compared to other configurations that are affected by limitations on voltage differences between pair of its terminals of the current regulator that differ by less than a threshold voltage.


Another advantage of at least some configurations is that voltage or current handling requirements of switches of the voltage transformed and/or the current regulator can be reduced as compared to other configurations. These reduced requirements can result in physically smaller semiconductor devices, which can reduce the size of an integrated circuit implementation of some or all of the power converter.


In one aspect, the invention features a power converter that transforms a first voltage at a first power-converter terminal into a second voltage at a second power-converter terminal. The power converter includes a switching network in which switches that operate at a common frequency and duty cycle interconnect certain circuit elements. These circuit elements include a magnetic filter and capacitors. The magnetic filter includes first and second magnetic-filter terminals, with the second magnetic-filter terminal being maintained at the second voltage. When connected to the capacitors by a switch from the switching network, the magnetic filter imposes a constraint upon inter-capacitor charge transfer between the capacitors.


During the course of its operation, the switching network transitions between states. These states include at least first, second, and third states. In both the first state and the third state, the first magnetic-filter terminal couples to the capacitor network. In the second state, which occurs between the first and third states, the switches ground the first magnetic-filter terminal is grounded


Embodiments include those in which the the capacitors and the switching network cooperate to define a single-phase charge pump and those in which they cooperate to define a multi-phase charge pump.


In some embodiments, in the first state, the first magnetic-filter terminal couples to a node, a cathode of a first capacitor connects to the node, and an anode of a second capacitor connects to the node. In the second state, cathodes of the first and second capacitors connect to each other and the first magnetic-filter terminal connects to an anode of one of the first and second capacitors.


In some embodiments, there exists a fourth state, with the fourth state being either the first state, the second state, or the third state. In these embodiments, the switching network executes a cycle that begins with a transition out of the fourth state and ends with a transition into the fourth state. Among these are embodiments in which the cycle consists of four transitions between states and those in which the cycle consists of only three transitions between states.


Also among the embodiments are those in which the second state occurs twice.


In some embodiments, the switching network comprises a stabilizing switch that connects a stabilizing capacitor to the first magnetic-filter terminal and disconnects the stabilizing capacitor from the first magnetic-filter terminal. Among these are embodiments in which, during a cycle, each switch in the switching network sustains a current therethrough and the stabilizing switch sustains less current than any other switch in the switching network.


In some embodiments, the second magnetic-filter terminal connects to capacitor.


In other embodiments, the switching network comprises a first switch. This first switch connects the first magnetic-filter terminal to the capacitor network and disconnects the first magnetic-filter terminal from the capacitor network. Among these are embodiments that also include a second switch. This second switch connects the first magnetic-filter terminal to ground when the first switch has disconnected the first magnetic-filter terminal from the capacitor network. The the second switch is open otherwise.


In some embodiments, the switching network comprises a first switch. The first switch transitions between first and second states. The first state connects the first magnetic-filter terminal to ground. The second state disconnects the first magnetic-filter terminal from ground.


In some embodiments, the magnetic filter is a constituent of an LC circuit connected to the capacitor network. Among these are embodiments in which the capacitor network and the switching network cooperate to define a two-phase charge pump.


Some embodiments include a controller for controlling operation of the regulator based on an output of the power converter. Others include a clock configured to provide a clock signal to either the regulator or the charge pump.


Also among the embodiments are those that have a control system configured to control operation of the power converter based on a measured output of the power converter. Among these are those that have a controller to control the regulator, those that have a controller to control the charge pump, those that have both, those that have a clock signal input that can receive a clock signal, those in which the controller has digital inputs, those in which the controller has analog inputs, and any combination of the foregoing.


In another aspect, the invention features an apparatus that includes switches that interconnect capacitors of a charge pump that connects to a first terminal of a power converter that comprises the charge pump and a regulator. A first power path connects the power converter to a first terminal of a magnetic filter and a second power path connects the power converter to a second terminal of the magnetic filter and to a second terminal of the power converter.


In some embodiments are those in which the first power path couples the charge pump to the magnetic filter and the magnetic filter imposes a constraint in inter-capacitor charge transport within the charge pump and wherein a third power path connects the charge pump to the regulator.


In other embodiments, the first power path couples the regulator to the magnetic filter and a third power path connects the charge pump to the regulator.


Embodiments include those in which the charge pump and the regulator share a common ground and those in which the charge pump has a fixed reference potential and the regulator has a floating reference potential or vice versa.


A variety of charge pumps and regulators can be used. For example, among the embodiments are those that have a multi-phase charge pump, those that have a single-phase charge pump, those that have a multi-stage charge pump, those have a two-phase charge pump, those that have a resonant power converter, those that have a switch mode power converter, those that have a buck converter, those that have a bidirectional regulator, and those that a multi-phase regulator.


In some embodiments, the charge pump comprises capacitors interconnected by sets of switches. During operation, switches in the first set are opposite in state to switches in the second set.


In some embodiments, the charge pump is a reconfigurable charge pump. Among these are embodiments in which the regulator is configured to transition from providing a first voltage to providing a second voltage during reconfiguration of the charge pump.


In another aspect, the invention features an apparatus for power transformation. Such an apparatus includes a power converter having a charge pump, a first regulator that regulates the power provided by the power converter, and a magnetic filter connected to a terminal of the charge pump. The particular terminal to which the magnetic filter is connected is selected to facilitate causing a constraint in inter-capacitor charge transport within the charge pump.


In another aspect, the invention features a power converter that has switches that cause it to carry out cycles of operation. Each cycle of operation comprises connecting a first capacitor network to a first terminal of a magnetic filter, disconnecting the first capacitor network from said first terminal, connecting a second capacitor network to the first terminal, and disconnecting the second capacitor network from said first terminal to end said cycle, wherein disconnecting the first terminal comprises grounding the first terminal.


Among these are embodiments in which connecting the first capacitor network comprises connecting a cathode of a first capacitor to an anode of a second capacitor, connecting the cathode to the first terminal, and connecting the anode to the first terminal.


In another aspect, the invention features a non-transitory computer-readable medium that stores a data structure that is to be operated upon by a program executable on a computer system, wherein, when operated upon by such a program, the data structure causes at least a portion of a process for fabricating an integrated circuit that includes circuitry described by the data structure, wherein the circuitry described by the data structure includes a switching network that has been configured to be used with a power converter that comprises the components described above.


These and other features of the invention will be apparent from the following detailed description, and the accompanying figures, in which:





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 shows one embodiment of a power converter;



FIG. 2 shows a switched-capacitor charge pump for use with a power converter such as that shown in FIG. 1;



FIG. 3A shows terminals that connect to the various capacitor networks that will be formed and unformed as the charge pump of FIG. 2 transitions through its various states;



FIG. 3B shows a first capacitor network corresponding to a first configuration of switches for the charge pump of FIG. 2;



FIG. 3C shows a second capacitor network corresponding to a second configuration of switches for the charge pump of FIG. 2;



FIG. 4 shows a block diagram of the 4-terminal charge pump of FIG. 2;



FIG. 5 shows a block diagram of the 3-terminal charge pump of FIG. 3A;



FIG. 6A shows the components of a typical regulator that can be used in a power converter such as that shown in FIG. 1;



FIGS. 6B-6D show alternative regulators for use with a power converter such as that shown in FIG. 1;



FIGS. 7A-7B show magnetic filters that can be used in the embodiment of FIG. 1;



FIG. 8 shows an embodiment in which a diode is used to conduct current in a magnetic filter that has no place to go during the dead time of the charge pump;



FIG. 9 shows the power converter of FIG. 1 but with parallel charge pumps and parallel magnetic filters.



FIG. 10 shows the power converter of FIG. 9 but with the magnetic filters sharing a common inductor;



FIG. 11 shows the power converter of FIG. 1 but with the regulator having switches that share a common inductor;



FIG. 12 shown an embodiment similar to that shown in FIG. 1 but with a four-terminal charge pump;



FIG. 13 shows an embodiment having a bifurcated power path through the power converter;



FIG. 14A shows a circuit that implements the bifurcated power path of FIG. 13, with the input voltage split so that the voltage presented to the regulator is twice that presented to the charge pump;



FIG. 14B shows a circuit that implements the bifurcated power path of FIG. 13, with the input voltage split so that the voltage presented to the regulator is half that presented to the charge pump;



FIG. 15A, shows another embodiment having a bifurcated power path through a power converter;



FIG. 15B shows a circuit that implements the bifurcated power path of FIG. 15A;



FIG. 16A shows an isolated charge pump that is suitable for use with the architecture shown in FIG. 15A;



FIG. 16B shows a single-phase implementation of the isolated charge pump shown in FIG. 16A;



FIG. 16C shows a two-phase implementation of the isolated charge pump shown in FIG. 16A;



FIGS. 17A-17D show variants of the architecture shown in FIG. 15A;



FIGS. 18A-18C show circuit topologies having bifurcated power paths with grounded charge pumps.



FIGS. 19A-19C show circuit topologies similar to those in FIGS. 18A-18C except with grounded regulators instead of charge pumps.



FIG. 20 shows a power converter that shows features common to the embodiments of FIGS. 1, 12, 13, and 15A;



FIG. 21A shows a regulated charge pump;



FIGS. 21B-21C show the switch configurations and network states for the regulated charge pump of FIG. 21A;



FIG. 22A shows a regulated charge pump of FIG. 21A with a switch having been eliminated;



FIG. 22B shows the switch configurations for the regulated charge pump of FIG. 22A;



FIG. 23A shows the regulated charge pump of FIG. 22A with a stabilizing capacitor;



FIGS. 23B-23C show the switch configurations and network states for the regulated charge pump of FIG. 23A;



FIG. 24A shows a regulated charge pump in which both switches of the regulator have been removed;



FIG. 24B shows the switch configurations for the regulated charge pump of FIG. 24A;



FIGS. 25A-26B show, for the regulated charge pump of FIG. 24A, additional switch configurations and network states in which there are only three states and configurations needed to operate the charge pump;



FIG. 27A is a two-phase implementation of the regulated charge pump of FIG. 24A; and



FIG. 27B shows the network states for the regulated charge pump of FIG. 27A.





DETAILED DESCRIPTION

A charge pump has a high-voltage terminal and a low-voltage terminal. Because of conservation of energy, the high-voltage terminal is associated with a lower current, whereas the low-voltage terminal is associated with a higher current. The regulator can, in principle, be placed at either end.


However, in order to allow the inductor in the regulator to participate in the adiabatic charging of all capacitors in the charge pump, it is important that the regulator be connected to the low-voltage side. There are two disadvantages to this configuration: one physical and the other operational.


The physical disadvantage arises from the fact that the low-voltage terminal of the charge pump has a great deal of current coming out of it. This means that the switch within the regulator must be able to accommodate very high currents. This is most often achieved by making the transistor that implements the switch physically larger, so that the current density at any point within the transistor will be smaller. Unfortunately, with this switch consuming so much of the die area, it can become necessary to use a larger die. This increases cost of manufacture, as well as size of the power converter as a whole.


The operational disadvantage arises from the fact that charge pumps are generally more efficient at executing a voltage transformation than regulators. Although the regulator can also transform voltage, it is not particularly efficient at doing so. Where it excels is in providing fine control over voltage and suppressing current ripple. Thus, when a power converter is asked to transform a first voltage into a second voltage, it is preferable that the charge pump carry out as much of the voltage transformation as possible, and that the regulator do as little of the voltage transformation as possible.


There are two constraints that militate against achieving this. The first constraint is that charge pumps are designed around a particular integer ratio, n/m. Thus, for a given input voltage Vin, the output voltage Vout of a charge pump is Vin*(n/m). This ratio is fixed for a particular configuration of the charge pump. Among the regulator's functions is to bridge the gap between the overall factor required to reach a target value of voltage and the factor (n/m) that the charge pump contributes.


The second constraint that arises in known designs is that a minimum voltage margin must exist between the input and output of the regulator. If the regulator is placed at the low-voltage terminal of the charge pump, it is quite possible that the voltage at the output of the charge pump and the target voltage will differ by less than this minimum voltage margin.


For example, if the desired power converter output is 1.0 volt, and Vin is 4.2 volts, one can use a charge pump designed with m/n=3 to maintain 1.4 volts at the low voltage output. Although this slightly exceeds the target voltage, the regulator is intended to bridge the gap between the 1.4 volts and the desired 1.0 volts. This is desirable because a large fraction of the required voltage transformation will have been carried out by the more efficient charge pump.


However, if this output is provided to a regulator that requires, for example, a 0.6 volt minimum voltage margin, then it will not be possible to output 1.0 volts. This creates what amounts to a gap in the performance of the power converter.


Of course, this problem can easily be solved by using a charge pump designed with m/n=2 instead. If this is done, the output of the charge pump will be 2.1 volts, which will be enough to provide the 0.6 voltage margin. However, the job of transforming the 2.1 volts into the desired 1.0 volt must now be carried out by the regulator, which is not particularly efficient at doing so.


In a first embodiment, shown in FIG. 1, a power converter 10 transforms a first voltage V1 into a second voltage V2. The power converter 10 includes a regulator 12 and a 3-terminal charge pump 14 in series. The 3-terminal charge pump 14 has a first CP-terminal 16, a second CP-terminal 18, and a third CP-terminal 17.


A regulator controller 13 connected to a regulator-control output 132 controls the switching activity of the regulator 12 based at least in part on feedback from a feedback line 144 connected to the second voltage V2. The regulator controller 13 can, however, rely on other inputs such as a feed-forward line 141, a first intermediate feedback line 142, and a second intermediate feedback line 143. A regulator-control input 131, which can be a digital input or an analog input, enables one to enter a set point for operation of the regulator 12.


Meanwhile, a charge-pump controller 15 that is connected to a charge-pump-control output 152 controls the switching activity of the 3-terminal charge pump 14. A charge-pump-control input 151, which can be a digital input or an analog input, enables one to enter a set point for operation of the 3-terminal charge pump 14.


The power converter 10 further includes a clock 145 connected to both the charge-pump controller 15 and the regulator controller 13 to ensure that switches open and close at the correct time and in synchrony.


For the sake of clarity, the regulator controller 13, the charge-pump controller 15, and the clock 145 have been omitted from certain figures. However, it is understood that they are always implicitly present.


During operation of the 3-terminal charge pump 14, the regulator 12 maintains the first CP-terminal 16 at a high voltage, but has a low current passing through it. The second CP-terminal 18 is maintained at a relatively low voltage by the action of the 3-terminal charge pump 14. Both the first and second CP-terminals 16, 18 share a common ground reference at the third CP-terminal 17.


In particular, for an input voltage Vh, at the first CP-terminal 16, the voltage at the second CP-terminal 18 is Vh*(m/n) where m/n is the defining voltage transformation ratio of the particular charge pump. The second CP-terminal 18 will, however, also have a higher current passing through it. In the ideal case, with no loss, the power entering the 3-terminal charge pump 14 should be equal to the power leaving the 3-terminal charge pump 14. This means that the product of high current and low voltage at the second CP-terminal 18 should be equal to the product of high voltage and low current at the first CP-terminal 16.


The 3-terminal charge pump 14 can be implemented using many different charge pump topologies such as Ladder, Dickson, Series-Parallel, Fibonacci, and Doubler. Some of these topologies can be configured such that the ground reference associated with the first CP-terminal 16 and the ground reference associated with the second CP-terminal 18 are different, resulting in a 4-terminal charge pump 74 with four terminals.



FIG. 2 illustrates a 4-terminal charge pump 74 that is a two-phase variant of the Dickson charge pump, also known as a cascade multiplier. In addition to the first and second CP-terminals 16, 18, the 4-terminal charge pump 74 also includes fourth and fifth CP-terminals 116, 118. Unlike in the 3-terminal charge pump 14, the first and second CP-terminals 16, 18 in the 4-terminal charge pump 74 do not share a common ground reference. Instead, the first CP-terminal 16 has its own ground reference at the fourth CP-terminal 116 and the second CP-terminal 18 has its own ground reference at the fifth CP-terminal 118.


The 4-terminal charge pump 74 features a switching network that causes between first and second states. A switched-capacitor network 21 inside of the 4-terminal charge pump 74 alternates between first and second states depending on which of these switches are open and which ones are closed. A first switch configuration causes the switched-capacitor network 21 to transition from the first state to the second state. A second switch configuration causes the switched-capacitor network 21 to transition from the second state to the first state. Charge pumping action arises as a result of the switches causing the switched-capacitor network 21 to switch between these states.


In operation, different amounts of current will flow through different switches. It is therefore useful to size the switches in a manner appropriate to the currents that will be flowing through them. For example, the switches connected to the second and fifth CP-terminals 18, 118 carry more current then the other switches in FIG. 2. By making these switches larger than the other switches one avoids the need to have unnecessarily large switches and thus results in a smaller circuit footprint. This also avoids unnecessary additional capacitive losses, which are proportional to the size of the switch.



FIG. 3A shows the terminals that will connect to a switched-capacitor network 21 of the 4-terminal charge pump 74. The 4-terminal charge pump 74 is constantly transitioning between states, each of which is a different capacitor network. In the discussion that follows, the switched-capacitor network 21 shown in FIG. 2 will only be shown in one state or the other. As a result, the proliferation of switches shown in FIG. 2 will no longer need to be shown.


Of course, no one state can be said to actually define the 4-terminal charge pump 74 any more than it is possible to identify one frame that defines a movie. In recognition of this, the switched-capacitor network 21 is shown as a blank screen in FIG. 3A. Either a first state 21A or a second state 21B will be projected into this blank screen. The actual switched capacitor network that exists in FIG. 3A will depend on exactly when one looks at it. Sometimes, the switched-capacitor network 21 will be in its first state 21A, as shown in FIG. 3B, and sometimes it will be in its second state 21B, as shown in FIG. 3C.


The first and second states 21A, 21B are essentially symmetric. Although the topology appears the same, a close examination of FIGS. 3B and 3C will reveal that the capacitors have switched places. This switching places is what the switches shown in FIG. 2 accomplish.


In the 4-terminal charge pump 74 shown in FIG. 4, there are three internal charge-transport paths. A first charge-transport path, between the fifth CP-terminal 118 and the second CP-terminal 18 carries a first current, iP. This first charge-transport path carries the highest current. A second charge-transport path between the first CP-terminal 16 and the second CP-terminal 18 carries a second current, iH. A third charge-transport path between the fifth CP-terminal 118 and the fourth CP-terminal 116 carries a third current, iL. The current present at the second CP-terminal 18 is thus the sum (iP+iH). This is approximately equal to N*iH, where N depends on the topology of the switched-capacitor network 21. In this embodiment, the grounds are not completely isolated because there is a charge-transport path between them.


The 3-terminal charge pump 14 can be created from the 4-terminal charge pump 74 by shorting the fourth CP-terminal 116 to the second CP-terminal 18 and by shorting the fifth CP-terminal 118 to the third CP-terminal 17 of the 3-terminal charge pump 14. A block diagram of the resulting charge pump is shown in FIG. 5.


It is apparent from FIG. 5 that there are two internal charge-transport paths within the 3-terminal charge pump 14. A first charge-transport path, between the third CP-terminal 17 and the second CP-terminal 18 carries a first current, iP+iL. This first charge-transport path carries the highest current. A second charge-transport path between the first CP-terminal 16 and the second CP-terminal 18 carries a second current, iH. The current present at the second CP-terminal 18 is thus the sum (iP+iH+iL). This is approximately equal to (N+1)iH, wherein N depends on the topology of the switched-capacitor network 21.


In the embodiment shown in FIG. 1, the regulator 12 is placed between the first voltage V1 to be transformed and the first CP-terminal 16 of the 3-terminal charge pump 14. This hinders the regulator's ability to promote adiabatic inter-capacitor charge transport among the capacitors in the 3-terminal charge pump 14. To improve this ability, it is preferable to connect the regulator 12 to the second CP-terminal 18.


The desirability of placing the regulator 12 at the second CP-terminal 18 is apparent from FIGS. 3B-3C. An examination of the network topology reveals that an inductor coupled to the second CP-terminal 18 would be coupled to all capacitors in the switched-capacitor network 21. Therefore, it will be able to influence all three charge-transport paths simultaneously. In contrast, an inductor coupled to the first CP-terminal 16 will only be able to affect the second charge-transport path between the first CP-terminal 16 and the second CP-terminal 18. To make matters worse, the second charge-transport path does not carry nearly as much current as the first charge-transport path between the fifth CP-terminal 118 and the second CP-terminal 18. Thus, to reduce loss, it is more important to influence the first charge transport path.


In the configuration shown in FIG. 1, the regulator 12 has been partially side-lined. It can still regulate the current at the second CP-terminal 18. But it has lost its ability to promote adiabatic inter-capacitor charge transport.


However, having the regulator 12 connected to the first CP-terminal 16 instead of the second CP-terminal 18 is not without its advantages. In particular, at the first CP-terminal 16, only a small current, iH, flows through regulator 12. This means that the various components in the regulator 12 no longer have to be sized to accommodate the larger current, (iH+iP), present at the second CP-terminal 18.


In particular, in a common embodiment of a regulator 12, such as that shown in FIG. 6A, a switch 20 periodically connects an inductor 22 into a first state and into a second state according to a duty cycle. This switch 20 ultimately bears the full brunt of the current passing through the regulator 12. Since practical switches 20 are implemented with semiconductor materials, there is some risk that the switch 20 will overheat. Since the heat produced in a bulk material is the product of resistivity and current density, one way to reduce excessive heating of a semiconductor switch 20 so that it can accommodate large amounts of current is to simply spread the current over a larger area of semiconductor material, thus lowering the current density. However, this results in a switch 20 that consumes a great deal of area on a semiconductor die.


Many other regulator configurations have such a switch 20 that periodically connects an inductor into a first state and into a second state to regulate. Other examples are shown in FIGS. 6B-6D, which features a boost converter in FIG. 6B, a boost-buck converter in FIG. 6C, and a Flyback converter in FIG. 6D. Although these regulators are somewhat different in topology, they all feature a switch 20 that modulates an inductor 22 (or transformer). Other suitable regulators not shown, include Flyback converters, quasi-resonant Flyback converters, active-clamp Flyback converters, interleaved Flyback converters, Cuk converters, SEPIC converters, resonant converters, multi-level converters, Forward converters, two-switch Forward converters, active-clamp Forward converters, interleaved Forward converters, multi-Resonant Forward converters, Half-Bridge converters, asymmetric Half-Bridge converters, multi-resonant Half-Bridge converters, LLC resonant Half-Bridge converters, and Full-Bridge converters.


As a result of having connected the regulator 12 to the first CP-terminal 16 as shown in FIG. 1, the switch 20 needs only to accommodate a smaller current than it would have had to accommodate had it been connected to the second CP-terminal 18. Of course, the switch 20 may need to be designed to accommodate the high voltage at the first CP-terminal 16. However, this trade-off is usually favorable in most designs.


Another advantage of connecting the regulator 12 to the first CP-terminal 16 is that the inductor 22 does not need as large of an inductance as it would have had it been connected to the second CP-terminal 18. This reduces the dc resistance of the inductor 22 and thus reduces energy losses associated with the current through the inductor 22.


Adiabatic inter-capacitor charge transport remains desirable no matter where the regulator 12 is placed. With the inductor 22 within the regulator 12 no longer available for this purpose, it is necessary to add another component to the power converter 10. This results in an increase in the component count and a resultant increase in circuit complexity.


To promote adiabatic intra-capacitor charge transport within the 3-terminal charge pump 14, the illustrated embodiment in FIG. 1 features a magnetic filter 24 that is connected to the second CP-terminal 18. The magnetic filter 24 includes an inductor that tends to promote adiabatic inter-capacitor charge transport within the 3-terminal charge pump 14.


The switches shown in FIG. 2 will transition between states at some switching frequency. It is desirable that, in order to reduce loss, the charge pump 14 operate adiabatically at that switching frequency. One way to ensure that this is the case is to choose the resistances of the switches such that they are so large that the RC time constant of the charge transfer between the capacitors is similar if not longer than the switching frequency. Unfortunately, this increases the resistive losses. The magnetic filter 24, allows us to reduce the resistance of the switches without incurring substantial redistribution loss and thereby operate adiabatically. Therefore, the switches can be optimally sized for the highest efficiency without worrying about redistribution loss. The optimal size for each switch is chosen by balancing the resistive and capacitive losses in each switch at a given switching frequency and at a given current.


Yet another advantage of connecting the regulator 12 to the first CP-terminal 16 arises with certain dynamically reconfigurable charge pumps.


In some cases, it is possible for the first voltage V1 shown in FIG. 1 to fluctuate considerably. There may be times, for example, where the voltage drops enough so that the voltage across the regulator 12 is insufficient for proper operation. This requires reducing the voltage transformation ratio of the 3-terminal charge pump 14, thus providing enough slack voltage for the regulator 12 to work with. Such dynamic reconfiguration can be carried out using charge pumps, such as those described in U.S. Pat. No. 8,817,501.


When a charge pump is in a new configuration, the voltages across the capacitors in the charge pump may have to change to be appropriate to the new configuration. This change often has to occur rapidly. A rapid change in capacitor voltage requires a very large current.


For some charge pumps, the capacitor voltages are set by whatever is present at the second CP-terminal 18. An example of such a configuration is the one shown in FIGS. 3A-3C, where it is apparent that the voltage across the capacitors is a function of the voltage between the second CP-terminal 18 and the third CP-terminal 17. For these charge pump configurations, a dynamic reconfiguration may draw considerable current through the first CP-terminal 16 as the charge pump begins to operate in its new configuration.


Placing the regulator 12 before the 3-terminal charge pump 14 as illustrated in FIG. 1, and carefully synchronizing the operation of the regulator 12 with the dynamic reconfiguration of the 3-terminal charge pump 14, can avoid this disturbance. In particular, while the 3-terminal charge pump 14 is in the old configuration, the regulator 12 supplies a first intermediate voltage to the 3-terminal charge pump 14 via the first CP-terminal 16. Then, during the brief interval that reconfiguration is actually taking place, the regulator 12 is quickly adjusted so that instead of providing the first intermediate voltage, it provides a second intermediate voltage that is more appropriate for the charge pump's new configuration. Once dynamic reconfiguration is complete, the 3-terminal charge pump 14 resumes operation. However, by this time, the regulator 12 is already ready and waiting to supply it with the correct second intermediate voltage at the first CP-terminal 16.


The magnetic filter 24 can be created in many different ways. FIG. 7A shows one implementation of the magnetic filter 24 that features a first inductor 26 and, optionally, a capacitor 28.



FIG. 7B shows an alternative magnetic filter 24 that features an a second inductor 27 in addition to the first inductor 26 and the capacitor 28. This embodiment of the magnetic filter 24 is a third order low pass filter and therefore, more effective than the magnetic filter 24 in FIG. 7A at attenuating high frequencies.


A charge pump is constantly opening and closing one or more switches. It is important, particularly when an inductor is present in a circuit, that whenever a switch is opened, current flowing in the circuit have someplace to go. Otherwise it may damage the switch.


Between the first state and the second state of a charge pump (e.g., the 3-terminal charge pump 14), there is a dead-time interval during which all of the switches in the switched-capacitor network 21 are open. Although not, in principle, required, this dead-time interval is a practical necessity because switches do not transition instantaneously. Thus, it is necessary to provide a margin to avoid the undesirable result of having switches closed at the same time.


In a preferred embodiment, a magnetic filter 24 connected to the second CP-terminal 18 in a power converter 10 is modified to include a circuit element to safely shunt current that would otherwise have no place during the dead-time of the 3-terminal charge pump 14. In one such embodiment shown in FIG. 8, a shunt diode 29 is used to direct such current. Alternatively, if the dead-time interval in the switched-capacitor network 21 does not last too long, a shunt capacitor can be connected to ground to temporarily store excess charge during that interval and to release it once the switches have been properly reconnected. In some cases, a switch is placed in series with the shunt capacitor so that the shunt capacitor can be disconnected from the circuit when it is not needed. This avoids having the shunt capacitor interfere with circuit operation.



FIG. 9 shows a variant of the power converter 10 in FIG. 1 in which the output of a regulating circuit 12 connects to multiple 3-terminal charge pumps 14 in parallel. Each 3-terminal charge pump 14 has a corresponding magnetic filter 24 at its second CP-terminal 18. The outputs of each magnetic filter 24 are then combined at a common node, which is a second voltage V2 of a power converter 10.



FIG. 10 shows a variant of the embodiment in FIG. 9 in which the magnetic filters are constructed using a coupled inductor 26. The coupled inductor 26 is constructed by having two windings sharing a common core.


The idea of a coupled inductor as shown in FIG. 10 can also be used in the regulator 12. This is shown in FIG. 11, in which a regulator 12 such as that shown in FIG. 6A is opened up to reveal a coupled inductor 22 shared by two switches 20.



FIG. 12 illustrates yet another embodiment in which a regulator 12, a 4-terminal charge pump 74, and a magnetic filter 24 are connected in series. However, unlike the embodiment in FIG. 1, the 4-terminal charge pump 74 is used instead of the 3-terminal charge pump 14. This 4-terminal charge pump 74 is a four-terminal charge pump, rather than a three-terminal charge pump 14 as shown in FIG. 1. Since there are more terminals, there are more options for interconnection. For example, in the particular example shown, as a result of the orientation of the grounds, the first and second voltages V1, V2 are of opposite polarity. This provides a simple way to change the polarity of an input voltage without having any additional stages (e.g, a polarity inverting stage).


In the embodiments discussed thus far, all power that passes through the power converter 10 flows through both the regulator 12 and the 3-terminal charge pump 14. However, in certain embodiments, the power path is bifurcated within the power converter so that some of the power bypasses the regulator 12 altogether.



FIG. 13 shows one embodiment that achieves a bifurcated power path, one of which carries more power than the other. In FIG. 13, a first power path 30 and a second power path 32 traverse the power converter 10. The heavier line on the second power path 32 indicates that it carries the higher of the two powers. Conversely, the lighter line on the first power path 30 indicates that this path carries the lower of the two powers.


The second power path 32 carries power that goes through the 3-terminal charge pump 14. Meanwhile, the first power path 30 passes through the regulator 12, bypassing the 3-terminal charge pump 14 in the process. Because the 3-terminal charge pump 14 is more efficient at executing a voltage transformation, it is desirable for most of the power to use the second power path 32.


An additional advantage to a bifurcated power path is that the regulator 12 can be used to provide an additive offset to the voltage difference across the first CP-terminal 16 and third CP-terminal 17 of the 3-terminal charge pump 14. As a result, there is an extra degree of freedom available for controlling the voltage at the output of the power converter 10. This provides greater flexibility and thus fewer voltage ranges at which the power converter 10 will not be able to provide a desired output voltage.


In the embodiment shown in FIG. 13, the voltage at an output 83 of the regulator 12 is the same as that at the output 38 of the magnetic filter 24. This is achieved by connecting the ground terminal 86 of the regulator 12 to the first CP-terminal 16 of the 3-terminal charge pump 14. The output 83 of the regulator 12 that was connected to the first CP-terminal 16 in FIG. 1 is then connected to the output 38 of the magnetic filter 24 instead.



FIG. 14A shows an exemplary circuit that uses the configuration of FIG. 13 to transform a 12-volt input voltage into a 1-volt output at a load 40. A 4-volt input is provided at the first CP-terminal 16 of the 3-terminal charge pump 14. The 3-terminal charge pump 14, being a 4:1 charge pump, outputs 1 volt at its second CP-terminal 18.


Meanwhile, the remaining 8 volts is presented across the input terminal 81 and ground terminal 86 of the regulator 12, which presents −3 volts at the output 83 of regulator 12. However, this −3 volts is measured relative to the ground of the regulator 12, which is not the same as that of the 3-terminal charge pump 14. Because the ground terminal 86 of the regulator 12 is connected to the first CP-terminal 16 of the 3-terminal charge pump 14, it too must be at 4 volts. Therefore, the voltage measured at the output 83 of the regulator 12 would actually be 1 volt (i.e. 4-3) when measured relative to the ground of the 3-terminal charge pump 14. As a result, the voltage at the output 83 of the regulator 12 and the output 38 of the magnetic filter 24 will be the same at the load 40, as they should be.



FIG. 14B shows the circuit of FIG. 14A being used to transform a 12-volt input voltage into a 2-volt output at a load 40. Unlike the circuit in FIG. 14A, the voltage presented to the regulator 12 is half that presented to the 3-terminal charge pump 14 instead of the other way around.


In operation, an 8-volt input is provided at the first CP-terminal 16 of the 3-terminal charge pump 14. The 3-terminal charge pump 14, being a 4:1 charge pump, outputs 2 volts at its second CP-terminal 18 as required.


Meanwhile, the remaining 4 volts is presented across the input terminal 81 and ground terminal 86 of the regulator 12, which presents −6 volts at the output 83 of the regulator 12. However, this −6 volts is measured relative to the ground of the regulator 12, which is not the same as that of the 3-terminal charge pump 14. Because the ground terminal 86 of the regulator 12 is connected to the first CP-terminal 16 of the 3-terminal charge pump 14, it too must be at 8 volts. Therefore, the voltage measured at the output 83 of the regulator 12 would actually be 2 volts (i.e. 8-6) when measured relative to the ground of the 3-terminal charge pump 14. As a result, the voltages at the output 83 of the regulator 12 and the output 38 of the magnetic filter 24 at the load 40 will be the same, as they should be.


With isolated charge pumps, such as a 4-terminal charge pump 74, it becomes possible to create alternative architectures for bifurcating the power path where only a portion of the total power passes through the regulator 12. FIG. 15 shows such an architecture.


Referring to FIG. 15A, the first power path 30 starts at the fourth CP-terminal 116 and leads to the input terminal 81 of the regulator 12 while the second power path 32 starts at the second CP-terminal 18 and leads to a magnetic filter 24. The bulk of the power goes through the second power path 32. This configuration is advantageous because the regulator 12 no longer has to bear the brunt of carrying all the power that goes through the power converter 10. As was the case in FIG. 13, the output 83 of the regulator 12 and the output 38 of the magnetic filter 24 meet at a common node, a second voltage V2 of the power converter 10, to which a load 40 will be connected.



FIG. 15B is an implementation of the embodiment shown in FIG. 15A. The configuration shown is analogous to that shown in FIG. 14B except that in FIG. 15B, it is the regulator that is grounded and the charge pump that floats.


Embodiments of the type shown in FIG. 15A require that the regulator 12 and 4-terminal charge pump 74 have separate grounds. This requires a fully-isolated version of the 4-terminal charge pump 74, an example of which is shown in FIG. 16A.


In operation, the fully-isolated version of the 4-terminal charge pump 74 shown in FIG. 16A transitions between a first state and a second state. During the first state, switches in a first switch-set 1 open and switches in a second switch-set 2 close. During the second state, switches in the second switch-set 2 open and switches in the first switch-set 1 close.


While the 4-terminal charge pump 74 is in its first state, a coupling capacitor CC that stores charge sufficient for maintaining the voltage across the first CP-terminal 16 and the fourth CP-terminal 116. Then, when the charge pump 74 transitions into its second state, the coupling capacitor Cc presents its maintained voltage to the 3-terminal charge pump 14 contained within the 4-terminal charge pump 74.


This method will work for any type of charge pump topology, two examples of which are shown in FIGS. 16B and 16C.


In particular, FIG. 16B shows the architecture of the charge pump 74 in FIG. 16A in use with a cascade multiplier type similar to the charge pump in FIGS. 3A-3C, the difference being that the voltage transformation ratio is different and the number of phases is different.



FIG. 16C is a two-phase version of the 4-terminal charge pump 74 in FIG. 16B. In contrast to the implementation shown in FIG. 16B, this implementation can draw continuous input current. This results in the ability to reduce the size of first and second DC capacitors CDC1, CDC2 in FIG. 15B.


The particular implementations shown in FIGS. 16B and 16C have switch pairs with switches that belong to the same switch set and that are in series. For example, the embodiment in FIG. 16B has one such switch pair between the coupling capacitor Cc and pump capacitor C1. Since the switches in each of these switch pairs belong to the first switch-set 1, they always open and close together. Thus, it is possible to eliminate additional switches by merging the switches in each switch pair. The embodiment in FIG. 16C has two such switch pairs in a similar location, but were merged in the figure.



FIGS. 17A-17D show four possible variants of configurations for the architecture of FIG. 15. These differ in whether or not they use a magnetic filter 24 at all, and if so, which charge-pump terminal is connected to it.


In a first configuration 42, shown in FIG. 17A, the regulator 12 is connected to the second CP-terminal 18 of the 4-terminal charge pump 74, while the magnetic filter 24 is connected to the fourth CP-terminal 116 of the 4-terminal charge pump 74. A suitable regulator for this configuration is a boost converter.


A second configuration 44, shown in FIG. 17B, is the converse of the first configuration 42. This second configuration 44 is particularly advantageous because most of the current flows through the second CP-terminal 18. Thus, the regulator 12 is placed at the lower current terminal, and therefore accrues all the advantages associated with such placement as already discussed.


A third configuration 46, shown in FIG. 17C, dispenses with a magnetic filter 24 altogether and just has a regulator 12 connected to the second and fourth CP-terminals 18, 116 of the 4-terminal charge pump 74.


A fourth configuration 48, shown in FIG. 17D, also dispenses with the magnetic filter 24 but uses a separate regulator 12 at the second and fourth CP-terminals 18, 116. This fourth configuration offers considerable flexibility since the duty cycles of each regulator 12 can be controlled independently of each other.


In the third configuration 46, shown in FIG. 17C, there is only multiplicative control over a second voltage V2. In particular, the second voltage V2 is given by the product of the first voltage V1 and ((N+1)/(D+1)), where N is the number of stages in the 4-terminal charge pump 74 and D is the duty cycle of the regulator 12, with D=1 corresponding to a permanently closed switch.


On the other hand, the first and second configurations 42, 44, shown in FIGS. 17A and 17B, offer a combination of additive and multiplicative control over the second voltage V2.


In particular, in the first configuration 42, shown in FIG. 17A, the second voltage V2 is given by the product of the first voltage V1 and (1+N/(1−D)).


In the second configuration 44, shown in FIG. 17B, the second voltage V2 is given by the product of the first voltage V1 and (N+11(1−D)). This provides greater flexibility because the additive and multiplicative control is decoupled.


The fourth configuration 48, shown in FIG. 17D, provides greater flexibility in control because of the presence of another degree of freedom. In the fourth configuration 48, the second voltage V2 is given by the product of the first voltage V1 and ((1/(1−D2))+(N1(1−D1))), where D1 and D2 are duty cycles for the two regulators shown in the FIG. 17D.


The circuits described above are representative of a variety of topologies that provide parallel power paths. However, many others are shown in FIGS. 18A-18C and FIGS. 19A-19C.



FIGS. 18A-18C show three topologies in which the 4-terminal charge pump 74 has a ground that is separate from that of the regulator 12. The terms “down” and “up” indicate the direction of voltage transformation. Thus, a circuit element identified by “down” will have its output be at a lower voltage than its input. In contrast, a circuit element identified by “up” will have its output be at a higher voltage than its input.



FIGS. 19A-19C show topologies in which the regulator 12, rather than the 3-terminal charge pump 14, has been isolated. These topologies require a regulator that incorporates a transformer, such as a flyback converter. As was the case with FIGS. 18A-18C, the regulator and charge pump can work in tandem or in opposite directions.



FIG. 20 consolidates and summarizes the embodiments shown in FIGS. 1, 12, 13, and 15A, and in particular, draws attention to the fundamental modularity of the concepts described herein. The three general classes of components described herein, namely the regulator 12 (either isolated or non-isolated versions are applicable), the 4-terminal charge pump 74 (either isolated or non-isolated versions are applicable), and the magnetic filter 24, can be mixed and matched in various ways to achieve a variety of technical goals. What the embodiments have in common however is the ability to split the task of regulation from the task of promoting adiabatic charge transfer within the 3-terminal charge pump 14.


The circuit topologies described herein thus enable one to eliminate the large switch associated with having a regulator connected to a terminal of a charge pump that has a low voltage and a high current. Instead, an inductor replaces the regulator. The inductor is able to carry out one of the regulator's functions in the prior art, namely that of facilitating adiabatic inter-capacitor charge transport within the charge pump. However, it was precisely this function that pinned the regulator to the low-voltage second CP-terminal 18 of the charge pump. The fact that the regulator was pinned to the second CP-terminal 18 resulted in a great many technical problems, including the introduction of dead zones that may be inconveniently located, and the need to allocate a great deal of die space to the oversized switches that were necessary at that location. Having been liberated from its location at the second CP-terminal 18 of the charge pump, the regulator can now be placed in a variety of other locations. This, in turn, enables the circuit designer to adjust the locations of the dead zones of operation based on the requirements of the power converter. It also results in the ability to use a more modestly sized switch in the regulator, and to thereby save considerable die space.


In some embodiments described thus far, the regulator 12 connects to the first CP-terminal 16 of the 3-terminal charge pump 14. This means that less current will flow through the switch 20 in the regulator 12. As a result, it is possible to reduce the size of the switch 20. However, these embodiments have the disadvantage of still having a switch size greater than zero.


In other embodiments described thus far, the power path is bifurcated so that the majority of the current bypasses the regulator 12, and hence the switch 20, altogether. This approach also permits making the switch 20 smaller. However, this approach suffers from the disadvantage that some current still goes through the switch 20.


In another embodiment, the switch size is reduced to zero, effectively eliminating the problem altogether, but without giving up the regulating function of the regulator 12. The resulting circuit, which is referred to as a “regulated charge pump,” minimizes loss due to the switch 20 by causing the 3-terminal charge pump 14 and regulator 12 to share common switch set, none of which will carry the full brunt of all the current that passes through the power converter 10.


As a first example, FIG. 21A shows a buck converter 12 and a 3-terminal charge pump 14 that have been merged to create a first regulated charge pump 41. The first regulated charge pump 41 still has the switch 20 that was originally in the regulator 12. This switch 20 carries considerable current. Operation of the first regulated charge pump 41 includes cycling the circuit through a first set of network states 51 using a first set of switch configurations 61, as shown in FIGS. 21B-21C. A disadvantage of the first regulated charge pump 41 is therefore that the switch 20 is still present.


A second regulated charge pump 42, shown in FIG. 22A, eliminates the switch 20. In effect, the functionality of the switch 20 has been incorporated into the 3-terminal charge pump 14. Operation of this second regulated charge pump 42 includes attaining the same first set of network states 51 but using a different, second set of switch configurations 62, shown in FIG. 22B.


A disadvantage of the second regulated charge pump 42 is that all switches must run at the same frequency. This can be inconvenient because the capacitors and the inductor tend to have different energy densities. However, for cases in which the current is quite high, the advantage associated with eliminating the switch 20 can outweigh this disadvantage.


Another disadvantage of the second regulated charge pump 42 is that the overall circuit can potentially become an unstable oscillator. To reduce the likelihood of this occurring, a third regulated charge pump 43, shown in FIG. 23A, introduces a stabilizing capacitor 94 and a stabilizing switch 96. The loss arising from the stabilizing switch 96 is minimal because only a small amount of current has to flow into the stabilizing capacitor 94. Operation of this third regulated charge pump 43 involves cycling through a second set of network states 53 using a third set of switch configurations 63, as shown in FIGS. 23B-23C.


In the regulated charge pumps thus far, although a first switch 20 of the regulator 12 has been eliminated, a second switch remains. In a fourth regulated charge pump 44, shown in FIG. 24A, even this switch is eliminated. The resulting circuit is essentially a 3-terminal charge pump 14 with an LC circuit 98 at its output end. Operation of this fourth regulated charge pump 44 involves cycling through the first set of network states 51 using a fourth set of switch configurations 64, as shown in FIG. 21B and FIG. 24B, respectively.


The fourth regulated charge pump 44 can also be operated by cycling through three network states instead of four. This reduces switching loss associated with each switch transition because there are fewer switch transitions per cycle. The two alternatives are represented by third and fourth sets of network states 58, 59, each of which consists of three rather than four states, and corresponding fifth and sixth sets of three switch configurations 68, 69, as shown in FIGS. 25A-26B.


The technique used to eliminate both switches from the regulator 12 that was used in connection with the fourth regulated charge pump 44, shown in FIG. 24A, can be used to implement a two-phase version, which is the fifth regulated charge pump 45 shown in FIG. 27A.


Operation of this fifth regulated charge pump 45 involves cycling through a fifth set of network states 55 using the fourth set of switch configurations 64, as shown in FIG. 27B and FIG. 24B, respectively.


In some implementations, a computer accessible storage medium includes a database representative of one or more components of the converter. For example, the database may include data representative of a switching network that has been optimized to promote low-loss operation of a charge pump.


Generally speaking, a computer accessible storage medium may include any non-transitory storage media accessible by a computer during use to provide instructions and/or data to the computer. For example, a computer accessible storage medium may include storage media such as magnetic or optical disks and semiconductor memories.


Generally, a database representative of the system may be a database or other data structure that can be read by a program and used, directly or indirectly, to fabricate the hardware comprising the system. For example, the database may be a behavioral-level description or register-transfer level (RTL) description of the hardware functionality in a high level design language (HDL) such as Verilog or VHDL. The description may be read by a synthesis tool that may synthesize the description to produce a netlist comprising a list of gates from a synthesis library. The netlist comprises a set of gates that also represent the functionality of the hardware comprising the system. The netlist may then be placed and routed to produce a data set describing geometric shapes to be applied to masks. The masks may then be used in various semiconductor fabrication steps to produce a semiconductor circuit or circuits corresponding to the system. In other examples, Alternatively, the database may itself be the netlist (with or without the synthesis library) or the data set.


Having described the invention, and a preferred embodiment thereof, what is claimed as new, and secured by letters patent is:

Claims
  • 1. A power converter comprising: a first voltage terminal;a second voltage terminal;a switched capacitor network;a regulator coupled between the switched capacitor network and the second voltage terminal;an inductance coupled between the switched capacitor network and the second voltage terminal;a first power path comprising the first voltage terminal, the switched capacitor network, and the regulator;a second power path comprising the second voltage terminal, the switched capacitor network, and the inductance;a first set of switches and a second set of switches; anda controller to close the first set of switches and open the second set of switches to couple the first voltage terminal to a first capacitor of the switched capacitor network in a first state and to close the second set of switches and open the first set of switches to couple the first voltage terminal to a second capacitor of the switched capacitor network in a second state.
  • 2. The power converter of claim 1, wherein the regulator is configured to provide a first voltage output.
  • 3. The power converter of claim 2, wherein the inductance is configured to provide a second voltage output.
  • 4. The power converter of claim 3, wherein the first voltage output is a lower voltage value than the second voltage output.
  • 5. The power converter of claim 3, wherein the second voltage output is a lower voltage value than the first voltage output.
  • 6. The power converter of claim 1, wherein in the first state the first capacitor is charged at a first rate and the second capacitor is discharged at a second rate, and wherein in the second state the second capacitor is charged at the first rate and the first capacitor is discharged at the second rate.
  • 7. The power converter of claim 1, wherein the first set of switches and the second set of switches are configured to switch at substantially the same frequency, and wherein the first set of switches are configured to be open when the second set of switches are configured to be closed and the first set of switches are configured to be closed when the second set of switches are configured to be open.
  • 8. The power converter of claim 7, wherein more than half of a voltage at the first voltage terminal is processed through the second power path and less than half of the voltage at the first voltage terminal is processed through the first power path.
  • 9. The power converter of claim 1, wherein more than half of a voltage at the first voltage terminal is processed through the second power path and less than half of the voltage at the first voltage terminal is processed through the first power path.
  • 10. A power converter comprising: a first voltage terminal;a second voltage terminal;a switched capacitor network;an inductance coupled between the switched capacitor network and the second voltage terminal;a transformer coupled between the switched capacitor network and the second voltage terminal;a first power path comprising the first voltage terminal, the switched capacitor network, and the transformer;a second power path comprising the first voltage terminal, the switched capacitor network, and the inductance; anda first set of switches and a second set of switches, wherein the first set of switches are configured to be closed and the second set of switches are configured to be open to couple the first voltage terminal to a first capacitor of the switched capacitor network in a first state and wherein the second set of switches are configured to be closed and the first set of switches are configured to be open to couple the first voltage terminal to a second capacitor of the switched capacitor network in a second state.
  • 11. The power converter of claim 10, wherein the transformer is configured to provide a first voltage output.
  • 12. The power converter of claim 11, wherein the inductance is configured to provide a second voltage output.
  • 13. The power converter of claim 12, wherein the first voltage output is a lower voltage value than the second voltage output.
  • 14. The power converter of claim 12, wherein the second voltage output is a lower voltage value than the first voltage output.
  • 15. The power converter of claim 10, wherein in the first state the first capacitor is charged at a first rate and the second capacitor is discharged at a second rate, and wherein in the second state the second capacitor is charged at the first rate and the first capacitor is discharged at the second rate.
  • 16. The power converter of claim 10, wherein the first set of switches and the second set of switches are configured to switch at substantially the same frequency, and wherein the first set of switches are configured to be open when the second set of switches are configured to be closed and the first set of switches are configured to be closed when the second set of switches are configured to be open.
  • 17. The power converter of claim 10, further comprising a controller to switch between the first state and the second state.
  • 18. The power converter of claim 17, wherein the controller is configured to switch between the first state and the second state at a frequency.
  • 19. The power converter of claim 18, wherein more than half of a voltage at the first voltage terminal is processed through the second power path and less than half of the voltage at the first voltage terminal is processed through the first power path.
  • 20. The power converter of claim 10, wherein more than half of a voltage at the first voltage terminal is processed through the second power path and less than half of the voltage at the first voltage terminal is processed through the first power path.
RELATED APPLICATIONS

This application is a continuation of U.S. application Ser. No. 17/658,193 filed on Apr. 6, 2022, now issued as U.S. Pat. No. 11,646,657, which is a continuation of U.S. application Ser. No. 16/897,187 filed on Jun. 9, 2020, now issued as U.S. Pat. No. 11,329,552, which is a continuation of U.S. application Ser. No. 16/260,343 filed on Jan. 29, 2019, now issued as U.S. U.S. Pat. No. 10,715,036, which is a continuation of U.S. application Ser. No. 15/557,970 filed on Sep. 13, 2017, now issued as U.S. Pat. No. 10,193,441, which is the national phase under 35 USC 371 of international application no. PCT/US2016/021920 filed Mar. 11, 2016, which claims the benefit of the priority date of U.S. Provisional Application No. 62/132,934, filed on Mar. 13, 2015. The contents of the above listed applications are incorporated herein by reference in their entirety.

US Referenced Citations (560)
Number Name Date Kind
3370215 Light, Jr. Feb 1968 A
3745437 Brown Jul 1973 A
3818306 Marini Jun 1974 A
3818360 Boutmy et al. Jun 1974 A
4214174 Dickson Jul 1980 A
4408268 Peters et al. Oct 1983 A
4415959 Vinciarelli Nov 1983 A
4513364 Nilssen Apr 1985 A
4604584 Kelley Aug 1986 A
4713742 Parsley Dec 1987 A
4812961 Essaff et al. Mar 1989 A
4903181 Seidel Feb 1990 A
5006782 Pelly Apr 1991 A
5057986 Henze et al. Oct 1991 A
5119283 Steigerwald et al. Jun 1992 A
5132606 Herbert Jul 1992 A
5132895 Kase Jul 1992 A
5159539 Koyama Oct 1992 A
5198970 Kawabata et al. Mar 1993 A
5268832 Kandatsu Dec 1993 A
5301097 McDaniel Apr 1994 A
5331303 Shiota Jul 1994 A
5345376 Nourbakhsh Sep 1994 A
5402329 Wittenbreder, Jr. Mar 1995 A
5548206 Soo Aug 1996 A
5557193 Kajimoto Sep 1996 A
5563779 Cave et al. Oct 1996 A
5581454 Collins Dec 1996 A
5602794 Javanifard et al. Feb 1997 A
5610807 Kanda et al. Mar 1997 A
5661348 Brown Aug 1997 A
5717581 Canclini Feb 1998 A
5737201 Meynard et al. Apr 1998 A
5761058 Kanda et al. Jun 1998 A
5793626 Jiang Aug 1998 A
5801987 Dinh Sep 1998 A
5812017 Golla et al. Sep 1998 A
5831846 Jiang Nov 1998 A
5892395 Stengel et al. Apr 1999 A
5907484 Kowshik et al. May 1999 A
5956243 Mao Sep 1999 A
5959565 Taniuchi et al. Sep 1999 A
5959585 Militz Sep 1999 A
5978283 Hsu et al. Nov 1999 A
5982645 Levran et al. Nov 1999 A
5991169 Kooken Nov 1999 A
6021056 Forbes et al. Feb 2000 A
6055168 Kotowski et al. Apr 2000 A
6084789 Van Lieshout Jul 2000 A
6107864 Fukushima et al. Aug 2000 A
6133788 Dent Oct 2000 A
6140807 Vannatta et al. Oct 2000 A
6154380 Assow et al. Nov 2000 A
6157253 Sigmon et al. Dec 2000 A
6169457 Ichimaru Jan 2001 B1
6169673 McIntyre et al. Jan 2001 B1
6178102 Stanley Jan 2001 B1
6198645 Kotowski et al. Mar 2001 B1
6255896 Li et al. Jul 2001 B1
6255906 Eidson et al. Jul 2001 B1
6275018 Telefus et al. Aug 2001 B1
6316956 Oglesbee Nov 2001 B1
6327462 Loke et al. Dec 2001 B1
6329796 Popescu Dec 2001 B1
6339538 Handleman Jan 2002 B1
6362986 Schultz et al. Mar 2002 B1
6377117 Oskowsky et al. Apr 2002 B2
6396341 Pehlke May 2002 B1
6400579 Cuk Jun 2002 B2
6429632 Forbes et al. Aug 2002 B1
6456153 Buck et al. Sep 2002 B2
6476666 Palusa et al. Nov 2002 B1
6486728 Kleveland Nov 2002 B2
6501325 Meng Dec 2002 B1
6504422 Rader et al. Jan 2003 B1
6507503 Norrga Jan 2003 B2
6515612 Abel Feb 2003 B1
6563235 McIntyre et al. May 2003 B1
6597235 Choi Jul 2003 B2
6617832 Kobayashi Sep 2003 B1
6650552 Takagi et al. Nov 2003 B2
6657876 Satoh Dec 2003 B2
6700803 Krein Mar 2004 B2
6738277 Odell May 2004 B2
6738432 Pehlke et al. May 2004 B2
6759766 Hiratsuka et al. Jul 2004 B2
6791298 Shenai et al. Sep 2004 B2
6798177 Liu et al. Sep 2004 B1
6906567 Culler Jun 2005 B2
6927441 Pappalardo et al. Aug 2005 B2
6934167 Jang et al. Aug 2005 B2
6980045 Liu Dec 2005 B1
6980181 Sudo Dec 2005 B2
6995995 Zeng et al. Feb 2006 B2
7009858 Umeda et al. Mar 2006 B2
7071660 Xu et al. Jul 2006 B2
7072195 Xu Jul 2006 B2
7091778 Gan et al. Aug 2006 B2
7103114 Lapierre Sep 2006 B1
7135847 Taurand Nov 2006 B2
7145382 Ker et al. Dec 2006 B2
7153847 Wu et al. Dec 2006 B2
7157956 Wei Jan 2007 B2
7161816 Shteynberg et al. Jan 2007 B2
7190210 Azrai Mar 2007 B2
7224062 Hsu May 2007 B2
7236542 Matero Jun 2007 B2
7239194 Azrai et al. Jul 2007 B2
7250810 Tsen Jul 2007 B1
7259974 Donaldson et al. Aug 2007 B2
7269036 Deng et al. Sep 2007 B2
7330070 Vaisanen Feb 2008 B2
7362251 Jensen et al. Apr 2008 B2
7365523 Malherbe et al. Apr 2008 B2
7375992 Mok et al. May 2008 B2
7382113 Wai et al. Jun 2008 B2
7382634 Buchmann Jun 2008 B2
7397677 Collins et al. Jul 2008 B1
7400118 Zhang Jul 2008 B1
7408330 Zhao Aug 2008 B1
7436239 Masuko et al. Oct 2008 B2
7443705 Ito Oct 2008 B2
7511978 Chen et al. Mar 2009 B2
7521914 Dickerson et al. Apr 2009 B2
7535133 Perreault et al. May 2009 B2
7545127 Takahashi et al. Jun 2009 B2
7589605 Perreault et al. Sep 2009 B2
7595682 Lin et al. Sep 2009 B2
7595683 Floyd Sep 2009 B1
7616467 Mallwitz Nov 2009 B2
7633778 Mok et al. Dec 2009 B2
7642797 Kojima et al. Jan 2010 B2
7656740 Yu et al. Feb 2010 B2
7659760 Doi Feb 2010 B2
7679429 Nakamura Mar 2010 B2
7679430 Fort et al. Mar 2010 B2
7696735 Oraw Apr 2010 B2
7705672 Rodriguez Apr 2010 B1
7705681 Ilkov Apr 2010 B2
7724551 Yanagida et al. May 2010 B2
7746041 Xu et al. Jun 2010 B2
7768800 Mazumder et al. Aug 2010 B2
7777459 Williams Aug 2010 B2
7782027 Williams Aug 2010 B2
7786712 Williams Aug 2010 B2
7807499 Nishizawa Oct 2010 B2
7808324 Woodford et al. Oct 2010 B1
7812579 Williams Oct 2010 B2
7889519 Perreault et al. Feb 2011 B2
7907429 Ramadass et al. Mar 2011 B2
7907430 Kularatna et al. Mar 2011 B2
7928705 Hooijschuur et al. Apr 2011 B2
7940038 Da Silva et al. May 2011 B2
7944276 Nakai May 2011 B2
7952418 McDonald et al. May 2011 B2
7956572 Zane et al. Jun 2011 B2
7956673 Pan Jun 2011 B2
7977921 Bahai et al. Jul 2011 B2
7977927 Williams Jul 2011 B2
7999601 Schlueter et al. Aug 2011 B2
8000117 Petricek Aug 2011 B2
8018216 Kakehi Sep 2011 B2
8026763 Dawson et al. Sep 2011 B2
8031003 Dishop Oct 2011 B2
8035148 Goldstein Oct 2011 B2
8040174 Likhterov Oct 2011 B2
8048766 Joly et al. Nov 2011 B2
8076915 Nakazawa Dec 2011 B2
8085524 Roozeboom Dec 2011 B2
8089788 Jain Jan 2012 B2
8102157 Abe Jan 2012 B2
8106597 Mednik Jan 2012 B2
8111052 Glovinsky Feb 2012 B2
8111054 Yen et al. Feb 2012 B2
8130518 Fishman Mar 2012 B2
8154333 Ker et al. Apr 2012 B2
8159091 Yeates Apr 2012 B2
8164369 Raghunathan et al. Apr 2012 B2
8164384 Dawson et al. Apr 2012 B2
8169797 Coccia et al. May 2012 B2
8193604 Lin et al. Jun 2012 B2
8212541 Perreault et al. Jul 2012 B2
8248045 Shiu Aug 2012 B2
8248054 Tong Aug 2012 B2
8274322 Chang et al. Sep 2012 B2
8276002 Dennard Sep 2012 B2
8330436 Oraw Dec 2012 B2
8339102 Kushnarenko et al. Dec 2012 B2
8339184 Kok Dec 2012 B2
8350549 Kitabatake Jan 2013 B2
8354828 Huang et al. Jan 2013 B2
8384467 O'Keeffe et al. Feb 2013 B1
8395914 Klootwijk et al. Mar 2013 B2
8423800 Huang Apr 2013 B2
8436674 Standley et al. May 2013 B1
8451053 Perreault et al. May 2013 B2
8456874 Singer et al. Jun 2013 B2
8503203 Szczeszynski et al. Aug 2013 B1
8515361 Levesque et al. Aug 2013 B2
8538355 Stockert Sep 2013 B2
8542061 Levesque et al. Sep 2013 B2
8542169 Senda Sep 2013 B2
8559898 Jones et al. Oct 2013 B2
8565694 Jones et al. Oct 2013 B2
8571492 Berchtold et al. Oct 2013 B2
8582333 Oraw Nov 2013 B2
8619443 Lumsden Dec 2013 B2
8619445 Low Dec 2013 B1
8629666 Carroll Jan 2014 B2
8643347 Giuliano et al. Feb 2014 B2
8659353 Dawson et al. Feb 2014 B2
8670254 Perreault et al. Mar 2014 B2
8674545 Signorelli et al. Mar 2014 B2
8693224 Giuliano Apr 2014 B1
8699248 Giuliano et al. Apr 2014 B2
8699973 Southcombe et al. Apr 2014 B2
8706063 Honjo et al. Apr 2014 B2
8712349 Southcombe et al. Apr 2014 B2
8718188 Balteanu May 2014 B2
8723491 Giuliano May 2014 B2
8724353 Giuliano et al. May 2014 B1
8729819 Zhao et al. May 2014 B2
8731498 Southcombe et al. May 2014 B2
8737093 Baker et al. May 2014 B1
8743553 Giuliano Jun 2014 B2
8750539 Pennock et al. Jun 2014 B2
8760219 Chao Jun 2014 B2
8803492 Liu Aug 2014 B2
8811920 Deuchars et al. Aug 2014 B2
8811921 Jones et al. Aug 2014 B2
8817501 Low et al. Aug 2014 B1
8824978 Briffa et al. Sep 2014 B2
8829993 Briffa et al. Sep 2014 B2
8830709 Perreault Sep 2014 B2
8830710 Perreault et al. Sep 2014 B2
8831544 Walker et al. Sep 2014 B2
8842399 Jones et al. Sep 2014 B2
8854019 Levesque Oct 2014 B1
8854849 Kobeda et al. Oct 2014 B2
8856562 Huang Oct 2014 B2
8860396 Giuliano Oct 2014 B2
8867281 Tran et al. Oct 2014 B2
8874828 Fai et al. Oct 2014 B2
8891258 Zhang Nov 2014 B2
8892063 Jones et al. Nov 2014 B2
8913967 Zimlich et al. Dec 2014 B2
8913971 Arkiszewski et al. Dec 2014 B2
8942650 Southcombe et al. Jan 2015 B2
8942651 Jones Jan 2015 B2
8947157 Levesque et al. Feb 2015 B2
8957727 Dawson et al. Feb 2015 B2
8958763 Williams et al. Feb 2015 B2
8981836 Kern et al. Mar 2015 B2
8983407 Southcombe et al. Mar 2015 B2
8983409 Ngo et al. Mar 2015 B2
8983410 Southcombe et al. Mar 2015 B2
8989685 Southcombe et al. Mar 2015 B2
9008597 Levesque et al. Apr 2015 B2
9030256 Jones et al. May 2015 B2
9041459 Szczeszynski et al. May 2015 B2
9048787 Jones et al. Jun 2015 B2
9077405 Jones et al. Jul 2015 B2
9143032 Le et al. Sep 2015 B2
9143037 Giuliano Sep 2015 B2
9184701 Berchtold et al. Nov 2015 B2
9203299 Low et al. Dec 2015 B2
9209758 Briffa et al. Dec 2015 B2
9209787 Shelton et al. Dec 2015 B2
9214865 Levesque et al. Dec 2015 B2
9214900 Arkiszewski Dec 2015 B2
9362825 Southcombe et al. Jun 2016 B2
9362826 Giuliano Jun 2016 B2
9374001 Subramaniam et al. Jun 2016 B1
9413257 Wang et al. Aug 2016 B2
9444329 Arno Sep 2016 B2
9450506 Perreault et al. Sep 2016 B2
9502968 Giuliano et al. Nov 2016 B2
9553550 Puliafico et al. Jan 2017 B2
9577590 Levesque et al. Feb 2017 B2
9584024 Manthe et al. Feb 2017 B2
9601998 Le et al. Mar 2017 B2
9621138 Zhang et al. Apr 2017 B1
9634577 Perreault Apr 2017 B2
9712051 Giuliano Jul 2017 B2
9722492 Levesque et al. Aug 2017 B2
9742266 Giuliano et al. Aug 2017 B2
9755672 Perreault et al. Sep 2017 B2
9819283 Mahdavikhah et al. Nov 2017 B2
9847712 Low et al. Dec 2017 B2
9847715 Giuliano et al. Dec 2017 B2
9882471 Giuliano Jan 2018 B2
9899919 Crossley et al. Feb 2018 B2
9900204 Levesque et al. Feb 2018 B2
10523039 Melgar et al. Feb 2019 B2
10243457 Puggelli et al. Mar 2019 B2
10263512 Giuliano et al. Apr 2019 B2
10274987 Puggelli et al. Apr 2019 B2
10326358 Giuliano Jun 2019 B2
10355593 Puggelli et al. Jul 2019 B1
10374512 Szczeszynski et al. Aug 2019 B2
10381924 Giuliano Aug 2019 B2
10389235 Giuliano Aug 2019 B2
10389244 Le et al. Aug 2019 B2
10404162 Giuliano Sep 2019 B2
10411490 Melgar et al. Sep 2019 B2
10541603 Puggelli et al. Jan 2020 B2
10601311 Meyvaert et al. Mar 2020 B2
10644590 Giuliano et al. May 2020 B2
10666134 Low et al. May 2020 B2
10673335 Le et al. Jun 2020 B2
10680515 Giuliano Jun 2020 B2
10686380 Giuliano Jun 2020 B2
10715035 Li et al. Jul 2020 B2
10720832 Meyvaert et al. Jul 2020 B2
10770976 Giuliano et al. Sep 2020 B2
10833579 Puggelli et al. Nov 2020 B1
11264895 Giuliano et al. Mar 2022 B2
11342844 Meyvaert May 2022 B1
11515784 Meyvaert Nov 2022 B2
11646657 Giuliano May 2023 B2
20020008567 Henry Jan 2002 A1
20020130704 Myono et al. Sep 2002 A1
20020158660 Jang et al. Oct 2002 A1
20030038669 Zhang Feb 2003 A1
20030058665 Kobayashi et al. Mar 2003 A1
20030151449 Nakagawa et al. Aug 2003 A1
20030169096 Hsu et al. Sep 2003 A1
20030169896 Kirk, III et al. Sep 2003 A1
20030227280 Vinciarelli Dec 2003 A1
20040041620 D'Angelo et al. Mar 2004 A1
20040080964 Buchmann Apr 2004 A1
20040095787 Donaldson et al. May 2004 A1
20040170030 Duerbaum Sep 2004 A1
20040222775 Muramatsu et al. Nov 2004 A1
20040246044 Myono et al. Dec 2004 A1
20050007184 Kamijo Jan 2005 A1
20050024125 McNitt et al. Feb 2005 A1
20050068073 Shi et al. Mar 2005 A1
20050088865 Lopez et al. Apr 2005 A1
20050102798 Kato May 2005 A1
20050136873 Kim et al. Jun 2005 A1
20050169021 Itoh Aug 2005 A1
20050207133 Pavier et al. Sep 2005 A1
20050213267 Azrai et al. Sep 2005 A1
20050254272 Vinciarelli Nov 2005 A1
20050285767 Wang et al. Dec 2005 A1
20050286278 Perreault et al. Dec 2005 A1
20060139021 Taurand Jun 2006 A1
20060186947 Lin et al. Aug 2006 A1
20060213890 Kooken et al. Sep 2006 A1
20060226130 Kooken et al. Oct 2006 A1
20070018700 Yen et al. Jan 2007 A1
20070035973 Kitazaki et al. Feb 2007 A1
20070035977 Odell Feb 2007 A1
20070051712 Kooken et al. Mar 2007 A1
20070066224 d'Hont et al. Mar 2007 A1
20070066250 Takahashi et al. Mar 2007 A1
20070069818 Bhatti et al. Mar 2007 A1
20070091655 Oyama et al. Apr 2007 A1
20070123184 Nesimoglu et al. May 2007 A1
20070146020 Williams Jun 2007 A1
20070146052 Byeon Jun 2007 A1
20070146090 Carey et al. Jun 2007 A1
20070159257 Lee et al. Jul 2007 A1
20070171680 Perreault et al. Jul 2007 A1
20070182368 Yang Aug 2007 A1
20070210774 Kimura et al. Sep 2007 A1
20070230221 Lim et al. Oct 2007 A1
20070247222 Sorrells et al. Oct 2007 A1
20070247253 Carey et al. Oct 2007 A1
20070281635 McCallister et al. Dec 2007 A1
20070290747 Traylor Dec 2007 A1
20070291718 Chan et al. Dec 2007 A1
20070296383 Xu et al. Dec 2007 A1
20080001660 Rasmussen Jan 2008 A1
20080003960 Zolfaghari Jan 2008 A1
20080003962 Ngai Jan 2008 A1
20080007333 Lee et al. Jan 2008 A1
20080008273 Kim et al. Jan 2008 A1
20080009248 Rozenblit et al. Jan 2008 A1
20080012637 Aridas et al. Jan 2008 A1
20080013236 Weng Jan 2008 A1
20080019459 Chen et al. Jan 2008 A1
20080024198 Bitonti et al. Jan 2008 A1
20080031023 Kitagawa et al. Feb 2008 A1
20080051044 Takehara Feb 2008 A1
20080055946 Lesso et al. Mar 2008 A1
20080062724 Feng et al. Mar 2008 A1
20080136500 Frulio et al. Jun 2008 A1
20080136559 Takahashi et al. Jun 2008 A1
20080136991 Senda Jun 2008 A1
20080150619 Lesso et al. Jun 2008 A1
20080150621 Lesso et al. Jun 2008 A1
20080157732 Williams Jul 2008 A1
20080157733 Williams Jul 2008 A1
20080158915 Williams Jul 2008 A1
20080186081 Yamahira et al. Aug 2008 A1
20080231233 Thornton Sep 2008 A1
20080233913 Sivasubramaniam Sep 2008 A1
20080239772 Oraw et al. Oct 2008 A1
20080266917 Lin et al. Oct 2008 A1
20080284398 Qiu et al. Nov 2008 A1
20090004981 Eliezer et al. Jan 2009 A1
20090033289 Xing et al. Feb 2009 A1
20090033293 Xing et al. Feb 2009 A1
20090039843 Kudo Feb 2009 A1
20090059630 Williams Mar 2009 A1
20090066407 Bowman et al. Mar 2009 A1
20090072800 Ramadass et al. Mar 2009 A1
20090102439 Williams Apr 2009 A1
20090147554 Adest Jun 2009 A1
20090174383 Tsui et al. Jul 2009 A1
20090176464 Liang et al. Jul 2009 A1
20090196082 Mazumder et al. Aug 2009 A1
20090206804 Xu et al. Aug 2009 A1
20090225012 Choi Sep 2009 A1
20090230934 Hooijschuur et al. Sep 2009 A1
20090257211 Kontani et al. Oct 2009 A1
20090273955 Tseng et al. Nov 2009 A1
20090278520 Perreault Nov 2009 A1
20090302686 Fishman Dec 2009 A1
20090303753 Fu et al. Dec 2009 A1
20090309566 Shiu Dec 2009 A1
20090311980 Sjoland Dec 2009 A1
20090322304 Oraw Dec 2009 A1
20090322414 Oraw et al. Dec 2009 A1
20090323380 Harrison Dec 2009 A1
20100013548 Barrow Jan 2010 A1
20100027596 Bellaouar et al. Feb 2010 A1
20100060326 Palmer et al. Mar 2010 A1
20100073084 Hur et al. Mar 2010 A1
20100085786 Chiu et al. Apr 2010 A1
20100097104 Yang et al. Apr 2010 A1
20100110741 Lin et al. May 2010 A1
20100117612 Klootwijk May 2010 A1
20100117700 Raghunathan et al. May 2010 A1
20100117719 Matano May 2010 A1
20100118458 Coffey May 2010 A1
20100120475 Taniuchi et al. May 2010 A1
20100123447 Vecera et al. May 2010 A1
20100140736 Lin et al. Jun 2010 A1
20100142239 Hopper Jun 2010 A1
20100156370 Tseng et al. Jun 2010 A1
20100164579 Acatrinei Jul 2010 A1
20100176869 Horie et al. Jul 2010 A1
20100201441 Gustavsson Aug 2010 A1
20100202161 Sims Aug 2010 A1
20100205614 Harrington Aug 2010 A1
20100214746 Lotfi Aug 2010 A1
20100237833 Abe Sep 2010 A1
20100244189 Klootwijk Sep 2010 A1
20100244585 Tan et al. Sep 2010 A1
20100244935 Kim et al. Sep 2010 A1
20100291888 Hadjichristos Nov 2010 A1
20100308751 Nerone Dec 2010 A1
20100321041 Feldtkeller Dec 2010 A1
20110001542 Ranta Jan 2011 A1
20110026275 Huang et al. Feb 2011 A1
20110050325 Schatzberger et al. Mar 2011 A1
20110051476 Manor Mar 2011 A1
20110062940 Shvartsman Mar 2011 A1
20110089483 Reynes Apr 2011 A1
20110101884 Kim et al. May 2011 A1
20110101938 Ma et al. May 2011 A1
20110115550 Pelley May 2011 A1
20110148385 North et al. Jun 2011 A1
20110148518 Lejon et al. Jun 2011 A1
20110156819 Kim et al. Jun 2011 A1
20110163414 Lin et al. Jul 2011 A1
20110175591 Cuk Jul 2011 A1
20110176335 Li et al. Jul 2011 A1
20110181115 Ivanov Jul 2011 A1
20110181128 Perreault et al. Jul 2011 A1
20110204858 Kudo Aug 2011 A1
20110236766 Kolosnitsyn et al. Sep 2011 A1
20110241767 Curatola et al. Oct 2011 A1
20110273151 Lesso Nov 2011 A1
20110304310 Sotono Dec 2011 A1
20120014153 Christoph Jan 2012 A1
20120043818 Stratakos Feb 2012 A1
20120050137 Hellenthal et al. Mar 2012 A1
20120064953 Dagher Mar 2012 A1
20120075891 Zhang et al. Mar 2012 A1
20120105137 Kok May 2012 A1
20120119718 Song May 2012 A1
20120126909 Mccune, Jr. May 2012 A1
20120139515 Li Jun 2012 A1
20120146177 Choi Jun 2012 A1
20120146451 Nitta Jun 2012 A1
20120153907 Carobolante Jun 2012 A1
20120153912 Demski Jun 2012 A1
20120154023 Pan et al. Jun 2012 A1
20120158188 Madala Jun 2012 A1
20120170334 Menegoli Jul 2012 A1
20120176195 Dawson et al. Jul 2012 A1
20120200340 Shook et al. Aug 2012 A1
20120212201 Lee et al. Aug 2012 A1
20120223773 Jones et al. Sep 2012 A1
20120243267 Kassayan Sep 2012 A1
20120249096 Enenkel Oct 2012 A1
20120249224 Wei et al. Oct 2012 A1
20120250360 Orr Oct 2012 A1
20120252382 Bashir Oct 2012 A1
20120268030 Riesebosch Oct 2012 A1
20120313602 Perreault et al. Dec 2012 A1
20120326684 Perreault et al. Dec 2012 A1
20130005286 Chan Jan 2013 A1
20130044519 Teraura et al. Feb 2013 A1
20130049714 Chiu Feb 2013 A1
20130049885 Rozman Feb 2013 A1
20130058049 Roth Mar 2013 A1
20130058141 Oraw Mar 2013 A1
20130069614 Tso et al. Mar 2013 A1
20130094157 Giuliano Apr 2013 A1
20130106380 Marsili May 2013 A1
20130154491 Hawley Jun 2013 A1
20130154600 Giuliano Jun 2013 A1
20130163302 Li et al. Jun 2013 A1
20130163392 Braunberger Jun 2013 A1
20130181521 Khlat Jul 2013 A1
20130187612 Aiura Jul 2013 A1
20130201729 Ahsanuzzaman Aug 2013 A1
20130229841 Giuliano Sep 2013 A1
20130234785 Dai et al. Sep 2013 A1
20130241625 Perreault et al. Sep 2013 A1
20130245487 Aga Sep 2013 A1
20130279224 Ofek Oct 2013 A1
20130287231 Kropfitsch Oct 2013 A1
20130293310 Levesque et al. Nov 2013 A1
20130313904 Kayama Nov 2013 A1
20130322126 Pan Dec 2013 A1
20130343106 Perreault et al. Dec 2013 A1
20130343107 Perreault Dec 2013 A1
20140015731 Khlat et al. Jan 2014 A1
20140022005 Ramanan Jan 2014 A1
20140070787 Arno Mar 2014 A1
20140091773 Burlingame Apr 2014 A1
20140092643 Luccato Apr 2014 A1
20140118065 Briffa et al. May 2014 A1
20140118072 Briffa et al. May 2014 A1
20140120854 Briffa et al. May 2014 A1
20140167513 Chang et al. Jun 2014 A1
20140167722 Lee Jun 2014 A1
20140167853 Haruna et al. Jun 2014 A1
20140177300 Lagorce et al. Jun 2014 A1
20140184177 Tournatory et al. Jul 2014 A1
20140266132 Low et al. Sep 2014 A1
20140268945 Low et al. Sep 2014 A1
20140313781 Perreault et al. Oct 2014 A1
20140339918 Perreault et al. Nov 2014 A1
20140355322 Perreault et al. Dec 2014 A1
20150002195 Englekirk Jan 2015 A1
20150023063 Perreault et al. Jan 2015 A1
20150077175 Giuliano et al. Mar 2015 A1
20150077176 Szczeszynski et al. Mar 2015 A1
20150084701 Perreault et al. Mar 2015 A1
20150255547 Yuan et al. Sep 2015 A1
20150295497 Perreault et al. Oct 2015 A1
20150318851 Roberts et al. Nov 2015 A1
20160028302 Low et al. Jan 2016 A1
Foreign Referenced Citations (144)
Number Date Country
1057410 Jan 1992 CN
1132959 Oct 1996 CN
1057410 Oct 2000 CN
1452306 Oct 2003 CN
1483204 Mar 2004 CN
1728518 Feb 2006 CN
1761136 Apr 2006 CN
1825485 Aug 2006 CN
1988349 Jun 2007 CN
101009433 Aug 2007 CN
101034536 Sep 2007 CN
101071981 Nov 2007 CN
101079576 Nov 2007 CN
101174789 May 2008 CN
101286696 Oct 2008 CN
101297465 Oct 2008 CN
101399496 Apr 2009 CN
101447753 Jun 2009 CN
101563845 Oct 2009 CN
101588135 Nov 2009 CN
101611531 Dec 2009 CN
101636702 Jan 2010 CN
101647181 Feb 2010 CN
101647182 Feb 2010 CN
101662208 Mar 2010 CN
101707437 May 2010 CN
101765963 Jun 2010 CN
101931204 Dec 2010 CN
101976953 Feb 2011 CN
101997406 Mar 2011 CN
102055328 May 2011 CN
102118130 Jul 2011 CN
102171918 Aug 2011 CN
102185484 Sep 2011 CN
102210102 Oct 2011 CN
102480291 May 2012 CN
102769986 Nov 2012 CN
102904436 Jan 2013 CN
103178711 Jun 2013 CN
103275753 Sep 2013 CN
103636288 Mar 2014 CN
103650313 Mar 2014 CN
103650313 Mar 2014 CN
103650314 Mar 2014 CN
103975433 Aug 2014 CN
104011985 Aug 2014 CN
104011985 Aug 2014 CN
105229908 Jan 2016 CN
105229908 Jan 2016 CN
108964442 Dec 2018 CN
110277908 Sep 2019 CN
115580109 Jan 2023 CN
2705597 Aug 1977 DE
3347106 Jul 1985 DE
10358299 Jul 2005 DE
112012005353 Oct 2014 DE
112013006828 Mar 2016 DE
0513920 Nov 1992 EP
0773622 May 1997 EP
1199788 Apr 2002 EP
1635444 Mar 2006 EP
1750366 Feb 2007 EP
2469694 Jun 2012 EP
2705597 Mar 2014 EP
2705597 Aug 2018 EP
3425784 Jan 2019 EP
2852748 Sep 2004 FR
2232830 Dec 1990 GB
2505371 Feb 2014 GB
2512259 Sep 2014 GB
2526492 Nov 2015 GB
2526492 Nov 2015 GB
2587732 Apr 2021 GB
2588878 May 2021 GB
2589040 May 2021 GB
H05191970 Jul 1993 JP
H0787682 Mar 1995 JP
09135567 May 1997 JP
10327573 Dec 1998 JP
10327575 Dec 1998 JP
H10327573 Dec 1998 JP
H10327575 Dec 1998 JP
11235053 Aug 1999 JP
H11235053 Aug 1999 JP
2000060110 Feb 2000 JP
2000134095 May 2000 JP
2002062858 Feb 2002 JP
2002506609 Feb 2002 JP
2002233139 Aug 2002 JP
2002305248 Oct 2002 JP
2003284324 Oct 2003 JP
3475688 Dec 2003 JP
2004187355 Jul 2004 JP
2006025592 Jan 2006 JP
2006050833 Feb 2006 JP
2006067783 Mar 2006 JP
2007215320 Aug 2007 JP
2008118517 May 2008 JP
2008220001 Sep 2008 JP
2009022093 Jan 2009 JP
2009513098 Mar 2009 JP
2009165227 Jul 2009 JP
2010045943 Feb 2010 JP
2010521943 Jun 2010 JP
2012157211 Aug 2012 JP
2013034298 Feb 2013 JP
2013065939 Apr 2013 JP
5297116 Sep 2013 JP
2014212654 Nov 2014 JP
1019990002891 Jan 1999 KR
20000052068 Aug 2000 KR
1020100023304 Mar 2010 KR
1020100138146 Dec 2010 KR
1020110053681 May 2011 KR
1020110061121 Jun 2011 KR
1020120010636 Feb 2012 KR
1020130066266 Jun 2013 KR
1020140015528 Feb 2014 KR
1020140033577 Mar 2014 KR
1020140103351 Aug 2014 KR
1020150085072 Jul 2015 KR
101556838 Oct 2015 KR
1020150132530 Nov 2015 KR
1020200077607 Jun 2020 KR
20220098263 Jul 2022 KR
200701608 Jan 2007 TW
WO2004047303 Jun 2004 WO
WO2004047303 Jun 2004 WO
WO2006093600 Sep 2006 WO
WO2007136919 Nov 2007 WO
WO2009012900 Jan 2009 WO
WO2009112900 Sep 2009 WO
WO2010056912 May 2010 WO
WO2011089483 Jul 2011 WO
WO2012085598 Jun 2012 WO
WO2012151466 Nov 2012 WO
WO2012151466 Feb 2013 WO
WO2013059446 Apr 2013 WO
WO2013086445 Jun 2013 WO
WO2013096416 Jun 2013 WO
WO2013096416 Jun 2013 WO
WO2014070998 May 2014 WO
WO2014143366 Sep 2014 WO
WO2014143366 Sep 2014 WO
Non-Patent Literature Citations (55)
Entry
U.S. Appl. No. 61/380,522, Chris Levesque et al., Sep. 7, 2010.
U.S. Appl. No. 61/417,633, Chris Levesque et al., Nov. 29, 2010.
T. A. Meynard, H. Foch, “Multi-Level Conversion: High Voltage Choppers and Voltage-Source Inverters,” IEEE Power Electronics Specialists Conference, pp. 397-403, 1992.
Markowski, “Performance Limits of Switched-Capacitor DC-DC Converters”, IEEE PESC'95 Conference, 1995.
Linear Technology data sheet for part LTC3402, “2A, 3MHz Micropower Synchronous Boost Converter”, 2000.
Ottman et al, “Optimized Piezoelectric Energy Harvesting Circuit using Step-Down Converter in Discontinuous Conduction Mode”, IEEE Power Electronics Specialists Conference, pp. 1988-1994, 2002.
Andreassen—“Digital Variable Frequency Control for Zero Voltage Switching and Interleaving of Synchronous Buck Converters” 12th Intl. Power Electronics and Motion Control Conference, IEEE Aug. 2006, pp. 184-188, 5 pages, Doc 7043, 2006.
Pilawa-Podgurski et al. “Merged Two-Stage Power Converter Architecture with Soft Charging Switched-Capacitor Energy Transfer” 39th IEEE Power Electronics Specialists Conference, 2008, pp. 4008-4015, 2008.
Xiaoguo Liang et al, Evaluation of Narrow Vdc-Based Power Delivery Architecture in Mobile Computing System, IEEE Transactions on Industry Applications., Nov. 1, 2011, IEEE Service Center, Piscataway, NJ., US, Nov. 1, 2011.
Xiaoguo Liang et al., “Evaluation of Narrow Vdc-Based Power Delivery Architecture in Mobile Computing System,” IEEE Transactions on Industry Applications, vol. 47, No. 6: pp. 2539-2548 (Dec. 2011), Dec. 1, 2011.
Ma et al, “Design and Optimization of Dynamic Power System for Self-Powered Integrated Wireless Sensing Nodes” ACM ISLPED '05 conference (published at pp. 303-306 of the proceedings).
Texas Instruments data sheet for part TPS54310, “3-V to 6-V input, 3-A output synchronous-buck PWM switcher with integrated FETs”, dated 2002-2005.
Wai-Shan Ng, et al., “Switched Capacitor DC-DC Converter: Superior where the Buck Converter has Dominated”, Electrical Engineering and Computer Sciences University of California at Berkeley, Technical Report No. UCB/EECS-2011-94, http://www.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-94.html, Aug. 17, 2011, 141 pgs, Aug. 17, 2011.
O. Abutbul et al. “Step-Up Switching-Mode Converter With High Voltage Gain Using a Switched-Capacitor Circuit” IEEE Transactions on Circuits and Systems I., vol. 50, pp. 1098-1102, Aug. 2003.
R. Pilawa-Podgurski and D. Perreault, “Merged Two-Stage Power Converter with Soft Charging Switched-Capacitor Stage in 180 nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 47, No. 7, pp. 1557-1567, Jul. 2012.
Sun—“High Power Density, High Efficiency System Two-Stage Power Architecture for Laptop Computers” Power Electronic Specialists Conference, pp. 1-7, Jun. 18, 2006, Doc 7596. Jun. 18, 2006.
Umeno et al. “A New Approach to Low Ripple-Noise Switching Converters on the Basis of Switched-Capacitor Converters” IEEE International Symposium on Circuits and Systems, vol. 2, pp. 1077-1080, Jun. 1991.
Sun et al. “High Power Density, High Efficiency System Two-Stage Power Architecture for Laptop Computers”, Power Electronics Specialists Conference, pp. 1-7, Jun. 2006.
Starzyk et al., “A DC-DC Charge Pump Design Based on Voltage Doublers,” IEEE Transactions on Circuits and Systems—I. Fundamental Theory and Applications, vol. 48, No. 3, Mar. 2001, pp. 350-359, Mar. 2001.
Xu et al., “Voltage Divider and its Application in Two-stage Power Architecture,” IEEE Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, pp. 499-504, Mar. 2006.
Luo—“Investigation of Switched-Capacitorized DC/DC Converters” 2009 IEEE 6th Intl. Power Electronics and Motion Control Conference, Wuhan, China, May 17-20, 2009, pp. 1270-1276, 7 pages, Doc 7050, May 17-19, 2009.
Cheng—“New Generation of Switched Capacitor Converters” PESC 98 Record, 29th Annual IEEE Power Electronics and Motion Control Conference, Wuhan, China, May 17-20, 2009, pp. 1529-1535, 7 pages, Doc 7049, May 17-20, 2009.
Cao—“Multiphase Multilevel Modular DC-DC Converter for High-Current High-Gain TEG Application” IEEE Transactions on Industry Applications, vol. 47, No. 3, May/Jun. 1991, pp. 1400-1408, 9 pages, Doc 7042, May/Jun. 1991.
Wood et al, “Design, Fabrication and Initial Results of a 2g Autonomous Glider” IEEE Industrial Electronics Society, pp. 1870-1877, Nov. 2005.
Han et al. “A New Approach to Reducing Output Ripple in Switched-Capacitor-Based Step-Down DC-DC Converters” IEEE Transactions on Power Electronics, vol. 21, No. 6, pp. 1548-1555 Nov. 2006.
R. D. Middlebrook, “Transformerless DC-to-DC Converters with Large Conversion Ratios” IEEE Transactions on Power Electronics, vol. 3, No. 4, pp. 484-488, Oct. 1988.
Yeung, “Multiple Fractional Voltage Conversion Ratios for Switched Capacitor Resonant Converters”, Jun. 1, 2001.
David Giuliano, “Miniaturized, low-voltage power converters with fast dynamic response” Thesis (Ph. D.)—Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2013, Sep. 2013.
Axelrod et al. “Single-switch single-stage switched-capacitor buck converter”, Proc. of NORPIE 2004, 4th Nordic Workshop on Power and Industrial Electronics, Jun. 2004, entire document, pp. 1-5 of pdf submission, Jun. 2004.
Wood—“Design, Fabrication and Initial Results of a 2g Autonomous Glider” IEEE Industrial Electronics Society, pp. 1870-1877, Nov. 2005, Doc 7598, Nov. 2005.
Middlebrook—“Transformerless DC-to-DC Converters with Large Conversion Ratios” IEEE Transactions on Power Electronics, vol. 3, No. 4, pp. 484-488, Oct. 1988, Doc 7592, Oct. 1988.
Han—“A New Approach to Reducing Outpur Ripple in Switched-Capacitor-Based Step-Down DC-DC Converters” IEEE Transactions on Power Electronics, vol. 21, No. 6, pp. 1548-1555, Nov. 2006, Doc 7589, Nov. 2006.
Abutbul—“Step-Up Switching-Mode Converter with High Voltage Gain Using a Switched-Capacitor Circuit” IEEE Transactions on Circuits and Systems I, vol. 50, pp. 1098-1102, Aug. 2003, Doc 7587, Aug. 2003.
Umeno—“A New Approach to Low Ripple-Noise Switching Converters on the Basis of Switched-Capacitor Converters” IEEE Intl. Symposium on Circuits and Systems, vol. 2, pp. 1077-1080, Jun. 1991, Doc 7597, Jun. 1991.
Pilawa-Podgurski—“Merged Two-Stage Power Converter Architecture with Soft Charging Switched-Capacitor Energy Transfer” 39th IEEE Power Electronics Specialists Conference, 2008, Doc 7594, nce, 2008.
Pilawa-Podgurski—“Merged Two-Stage Power Converter with Soft Charging Switched-Capacitor Stage in 180 nm CMOS” IEEE Journal of Solid-State Circuits, vol. 47, No. 7, pp. 1557-1567, Jul. 2012, Doc 7595, Jul. 2012.
Lei—“Analysis of Switched-Capacitor DC-DC Converters in Soft-Charging Operation” 14th IEEE Workshop on Control and Modeling for Power Electronics, p. 1-7, Jun. 23, 2013, Doc 7590, 23, 2013.
Axelrod—“Single-switch single stage switched-capacitor buck converter”, Proc. Of NORPIE 2004, 4th Nordic Workshop on Power and Industrial Electronics, Jun. 2004, Doc 7588, Jun. 2004.
Meynard—“Multi-Level Conversion: High Voltage Choppers and Voltage-Source Inverters” IEEE Power Electronics Specialists Conference pp. 397-403, 1992, Doc 7591, 403, 1992.
Cheng—“New Generation of Switched Capacitor Converters” PESC 98 Record, 29th Annual IEEE Power Electronics and Motion Control Conference, Wuhan, China, May 17-20, 2009, pp. 1529-1535, 7 pages, May 17-20, 2009.
Makowski, “Performance Limits of Switched-Capacitor DC-DC Converters”, IEEE PESC'95 Conference, 1995.
Lei et al. “Analysis of Switched-capacitor DC-DC Converters in Soft-charging Operation” 14thIEEE Workshop on Control and Modeling for Power Electronics, pp. 1-7, Jun. 23, 2013.
Cao—“Multiphase Multilevel Modular DC-DC Converter for High-Current High-Gain TEG Application” IEEE Transactions on Industry Applications, vol. 47, No. 3, May/Jun. 1991, pp. 1400-1408, 9 pages, May/Jun. 1991.
Ng et al. “Switched Capacitor DC-DC Converter: Superior where the Buck Converter has Dominated” PhD Thesis, UC Berkeley, Aug. 17, 2011.
Axelrod et al. “Single-switch single-stage switched-capacitor buck converter”, Proc. of NORPIE 2004, 4th Nordic Workshop on Power and Industrial Electronics, Jun. 2004.
Andreassen—“Digital Variable Frequency Control for Zero Voltage Switching and Interleaving of Synchronous Buck Converters” 12th Intl. Power Electronics and Motion Control Conference, IEEE Aug. 2006, pp. 184-188, 5 pages, Aug. 2006.
Pilawa-Podgurski et al. “Merged Two-Stage Power Converter Architecture with Soft Charging Switched-Capacitor Energy Transfer” 39th IEEE Power Electronics Specialists Conference, 2008.
Pal Andreassen et al, Digital Variable Frequency Control for Zero Voltage Switching and Interleaving of Synchronous Buck Converters, 12th International Power Electronics and Motion Control Conference, Aug. 1, 2006, IEEE, Pi Publication date: Aug. 1, 2006, Aug. 1, 2008.
Dong Cao, Fang Zheng Peng, Multiphase Multilevel Modular DC DC Converter for High-Current High-Gain TEG Application, vol. 47, Nr.: 3,IEEE Transactions on Industry Applications., May 1, 2011, IEEE Service Center, Piscataway, NJ., US, Publication date:May 1, 2011.
Luo et al., “Investigation of switched-capacitorized DC/DC converters,” 2009 IEEE 6th International Power Electronics and Motion Control Conference, Wuhan, China, May 17-20, 2009, pp. 1270-1276, doi: 10.1109/IPEMC.2009.5157581, May 17-20, 2009.
U.S. Appl. No. 16/919,033: Amended Application Data Sheet filed Jul. 2, 2020, 7 pages, Jul. 2, 2020.
Cheng, “New generation of switched capacitor converters,” PESC 98 Record. 29th Annual IEEE Power Electronics Specialists Conference (Cat. No. 98CH36196), Fukuoka, Japan, May 22, 1998, pp. 1529-1535 vol. 2, doi: 10.1109/PESC.1998.703377, May 22, 1998.
Cervera et al. “A High Efficiency Resonant Switched Capacitor Converter With Continuous Conversion Ratio,” Energy Conversion Congress and Exposition (ECCE), Sep. 2013, pp. 4969-4976, Sep. 2013.
Y. Lei, R. May and R. Pilawa-Podgurski, “Split-Phase Control: Achieving Complete Soft-Charging Operation of a Dickson Switched-Capacitor Converter,” in IEEE Transactions on Power Electronics, vol. 31, No. 1, pp. 770-782, Jan. 2016, doi: 10.1109/TPEL.2015.2403715, Jan. 2016.
Alon Cervera et al. ‘A high efficiency resonant switched capacitor converter with continuous conversion ratio’ Energy Conversion Congress and Exposition, IEEE, 2013, pp. 4969-4976, 2013.
Related Publications (1)
Number Date Country
20240030813 A1 Jan 2024 US
Provisional Applications (1)
Number Date Country
62132934 Mar 2015 US
Continuations (4)
Number Date Country
Parent 17658193 Apr 2022 US
Child 18194861 US
Parent 16897187 Jun 2020 US
Child 17658193 US
Parent 16260343 Jan 2019 US
Child 16897187 US
Parent 15557970 US
Child 16260343 US