The present disclosure relates to debugging network hardware adapters that support stateful offload connections. More particularly, the present disclosure relates to a network hardware adapter maintaining offload information in a shared system memory that is accessible by an operating system to debug network hardware adapter errors.
Modern communication adapters are increasingly moving to stateful offload technologies in order to improve network throughput performance and reduce host system processing loads. Typical offload technologies in use today include Remote Direct Memory Access (RDMA), RDMA over Converged Ethernet (RoCE), Internet Wide RDMA Protocol (iWARP), Infiniband (IB), and TCP Offload Engine (TOE). A common thread between stateful offload technologies is that the state for any given connection is based on the corresponding network adapter's context. The stateful information that represents the network adapter's context includes connection information and resource information (data structures) used by the network adapter to communicate with the operating system and corresponding applications (queue pairs, completion queues, registers, memory registrations, etc.).
According to one embodiment of the present disclosure, an approach is provided in which a network hardware adapter stores offload information in a shared system memory area located on a host system. The offload information includes connection information that was offloaded to the network hardware adapter by an application executing on the host system. An operating system (e.g., a network device driver) detects a network adapter error corresponding to the network hardware adapter and, in turn, retrieves the offload information stored in the shared memory area. As such, an analysis application utilizes the retrieved offload information to debug the network adapter error.
The foregoing is a summary and thus contains, by necessity, simplifications, generalizations, and omissions of detail; consequently, those skilled in the art will appreciate that the summary is illustrative only and is not intended to be in any way limiting. Other aspects, inventive features, and advantages of the present disclosure, as defined solely by the claims, will become apparent in the non-limiting detailed description set forth below.
The present disclosure may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings, wherein:
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present disclosure has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the disclosure in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the disclosure. The embodiment was chosen and described in order to best explain the principles of the disclosure and the practical application, and to enable others of ordinary skill in the art to understand the disclosure for various embodiments with various modifications as are suited to the particular use contemplated.
As will be appreciated by one skilled in the art, aspects of the present disclosure may be embodied as a system, method or computer program product. Accordingly, aspects of the present disclosure may take the form of an entirely hardware embodiment, an entirely software embodiment (including firmware, resident software, micro-code, etc.) or an embodiment combining software and hardware aspects that may all generally be referred to herein as a “circuit,” “module” or “system.” Furthermore, aspects of the present disclosure may take the form of a computer program product embodied in one or more computer readable medium(s) having computer readable program code embodied thereon.
Any combination of one or more computer readable medium(s) may be utilized. The computer readable medium may be a computer readable signal medium or a computer readable storage medium. A computer readable storage medium may be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing. More specific examples (a non-exhaustive list) of the computer readable storage medium would include the following: an electrical connection having one or more wires, a portable computer diskette, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or Flash memory), an optical fiber, a portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing. In the context of this document, a computer readable storage medium may be any tangible medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device.
A computer readable signal medium may include a propagated data signal with computer readable program code embodied therein, for example, in baseband or as part of a carrier wave. Such a propagated signal may take any of a variety of forms, including, but not limited to, electro-magnetic, optical, or any suitable combination thereof. A computer readable signal medium may be any computer readable medium that is not a computer readable storage medium and that can communicate, propagate, or transport a program for use by or in connection with an instruction execution system, apparatus, or device.
Program code embodied on a computer readable medium may be transmitted using any appropriate medium, including but not limited to wireless, wireline, optical fiber cable, RF, etc., or any suitable combination of the foregoing.
Computer program code for carrying out operations for aspects of the present disclosure may be written in any combination of one or more programming languages, including an object oriented programming language such as Java, Smalltalk, C++ or the like and conventional procedural programming languages, such as the “C” programming language or similar programming languages. The program code may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the latter scenario, the remote computer may be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet Service Provider).
Aspects of the present disclosure are described below with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments of the disclosure. It will be understood that each block of the flowchart illustrations and/or block diagrams, and combinations of blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer readable medium that can direct a computer, other programmable data processing apparatus, or other devices to function in a particular manner, such that the instructions stored in the computer readable medium produce an article of manufacture including instructions which implement the function/act specified in the flowchart and/or block diagram block or blocks.
The computer program instructions may also be loaded onto a computer, other programmable data processing apparatus, or other devices to cause a series of operational steps to be performed on the computer, other programmable apparatus or other devices to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide processes for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks.
The following detailed description will generally follow the summary of the disclosure, as set forth above, further explaining and expanding the definitions of the various aspects and embodiments of the disclosure as necessary.
An operating system provides a block of shared system memory to a network adapter for the network adapter to maintain offload data and operations log. In the event of an adapter failure (non-responsive), the operating system (via a network device driver) retrieves the offload information and operations log information from the shared memory provides the information to an analysis application in order to debug the network adapter failure
In order to communicate using a stateful offload protocol (to improve performance), application 125 provides offload information 128 to network adapter 110 through network device driver 130. Prior to doing so, however, operating system 120 allocates shared system memory 115 to network adapter 110. As such, shared system memory 115 is accessible to network adapter 110 and operating system 120 (e.g., network device driver 130).
Offload information 128 includes connection information and resource information. The resource information includes resource identifiers and state information pertaining to resources utilized by application 125 to communicate with network adapter 110 (e.g., queue pair identifiers, completion queue identifiers, etc.). The resource information is utilized to interpret the stateful offload information and process egress/ingress data packets from/to application 125 (see
Network adapter 110 includes communication manager 140. Communication manager 140 manages resource information and connection information between shared system memory 115 and cache 150. In one embodiment, communication manager 140 may store a portion of the resource information in cache (currently active connections) and store a portion of the resource information in shared system memory 115 (e.g., memory intensive information).
Communications manager 140 also “mirrors” information updates in cache 150 to shared system memory 115. For example, if communication manager 140 updates queue pair identifiers in cache 150 for a particular application, communication manager 140 also updates the queue pair information in shared system memory 115 (see
While network adapter 110 processes packets 160, communication manager 140 logs network adapter operations in shared system memory 115 (operations log information 170). Operations log information 170 may include information pertaining to operations performed on various resources/connections. As such, when network adapter 110 becomes non-responsive, operating system 120 may utilize offload information 128 and operations log information 170 for debugging purposes (see
Network device driver 130 provides offload information 125 and operations log information 170 to analysis application 200, which proceeds through a series of steps to debug network adapter 110's reason for non-responsiveness (see
Resource information 300 includes information pertaining to resources utilized by the application to communicate with the network adapter. The example shown in
In one embodiment, the network adapter may store a portion of resource information 300 in cache and stores a portion of resource information 300 in shared system memory (memory intensive information). In this embodiment, the network adapter mirrors changes made to the cache-stored resource information onto the shared system memory (see
Connection information 350 includes information pertaining to connections between a port utilized by the application and a destination port. The example shown in
The network adapter updates the connection information in the cache/shared system memory during operation. As such, when a network adapter becomes non-responsive, an analysis application is able to identify the connection states and configuration parameters utilized by the network adapter prior to failure.
At step 410, the device driver includes the memory block address in configuration parameters that it sends to the network adapter during initialization (step 410). Network adapter processing commences at 450, whereupon the network adapter receives the configuration parameters, which includes the shared memory block address (step 455).
Referring back to the device driver, at step 415, the device driver receives offload information from an application executing in operating system 120 and sends the offload information to the network adapter. The network adapter, at step 460, stores the offload information in shared memory 115. In one embodiment, the network adapter may store some or all of the offload information in its cache (cache 150) in preparation for supporting an active communication session for the application.
Once the network adapter configuration completes, the device driver and network adapter begin to process egress/ingress data packets from/to the application executing on operating system 120. During this time, the network adapter updates resource information and connection information between shared memory 115 and cache 150. In addition, the network adapter stores operations log information in shared memory 115 (pre-defined process block 465, see
The network device driver monitors communication (decision 420) between the network adapter and reports an adapter error when the network adapter is not functioning properly (e.g., non-responsiveness, command failures, etc., pre-defined process block 420, see
In time, the network device driver detects an adapter error and decision 420 branches to the “Yes” branch. At step 430, the device driver extracts offload information and operations log information from shared memory 115. In turn, at step 435, the device driver notifies operating system 120 and provides the extracted information to an analysis application executing on operation system 120 (see
If the network adapter is non-responsive, decision 520 branches to the “Yes” branch, whereupon a determination is made as to whether there is an adapter slot failure, such as when the slot doesn't respond or information is all set to the same value (e.g., −1) (decision 525). If there is an adapter slot failure, decision 525 branches to the “Yes” branch, whereupon the device driver generates an error at step 540.
On the other hand, if there is not an adapter slot failure, decision 525 branches to the “No” branch, whereupon the device driver starts a countdown timer at 528 (e.g., to provide the network adapter time to respond). A determination is made whether the timer timed out (decision 530). If the timer has not timed out, decision 530 branches to the “No” branch, whereupon a determination is made as to whether the network adapter has recovered (decision 535). If the network adapter recovered, decision 535 branches to the “Yes” branch, which loops back to process more data packets. On the other hand, if the network adapter has not recovered, decision 535 branches to the “No” branch, which loops back to wait for either the timer to time out or the network adapter to recover. If the timer times out, decision 530 branches to the “Yes” branch, whereupon the device driver generates an adapter error and returns at 550.
Referring back to decision 520, if the adapter is responsive, decision 520 branches to the “No” branch, whereupon the device driver determines whether there is a command failure (decision 560). For example, in response to packets, the driver might be adding a multicast address that has various possible results, one of which being a command failure. If there is a command failure, decision 560 branches to the “Yes” branch, whereupon the device driver generates an adapter error at step 540.
On the other hand, if there is not a command failure, decision 560 branches to the “No” branch, whereupon a determination is made as to whether the application and device driver are finished processing data packets (decision 580). If they are not finished, decision 580 branches to the “No” branch, whereupon the device driver continues to process data packets. This looping continues until they are finished processing data packets (e.g., system shutdown), at which point decision 580 branches to the “Yes” branch, whereupon device driver processing returns at 590.
In one embodiment, a portion of the corresponding offload information is included in cache 150 and the remaining portion is included in shared memory 115. In this embodiment, the network adapter retrieves the remaining portion of offload data from shared memory 115 and stores it in cache 150 for quicker access.
At step 630, the network adapter processes the data packet, such as forwarding it to the correct queue pair (ingress data packet) or encapsulating the data packet and sending the data packet out a corresponding port (egress data packet).
While the network adapter processes packets or, in one embodiment, during idle states, the network adapter determines whether there are any updates made to the offload data in cache 150 that should be mirrored to the offload data stored in shared memory 115 (decision 640) (e.g., queue pair number changes, number of packets sent, etc.). The network adapter performs the mirroring operation in order for the offload information stored in shared memory 115 to be consistent with the offload information in cache 150 in case of a network adapter failure.
If there are cache updates to mirror, decision 640 branches to the “Yes” branch, whereupon the network adapter updates the offload information in shared memory 115 accordingly (step 645). On the other hand, if no mirror updates are required, decision 640 branches to the “No” branch, bypassing step 645.
The network adapter determines whether operations have been performed that should be logged (decision 650). In one embodiment, the network adapter logs the operations at a point at which the operations are performed (e.g., the number of bytes received, on which queue pair, acknowledgements, etc.). If there are operations to log, decision 650 branches to the “Yes” branch, whereupon the network adapter logs the operations in shared memory 115 accordingly (step 660). On the other hand, if no operation logs are required, decision 650 branches to the “No” branch, bypassing step 660. Processing returns at step 670.
Device driver processing commences at 700, whereupon the device driver detects a network adapter error at step 705. At step 710, the device driver notifies its operating system.
Operating system processing commences at 750, whereupon the operating system receives the adapter error notification and notifies user 765 (step 760). The operating system receives a request from user 765 to launch an analysis application at step 770. In turn, the operating system launches the analysis application, which requests the device driver to provide offload information and/or operations log information that is stored in shared system memory 115 (step 780).
At step 720, the device driver retrieves the requested information from shared system memory 115, and provides the information to the analysis application at step 730. Device driver processing ends at 740.
The analysis application receives the retrieved offload information and/or operations debug information at step 790, and works in conjunction with user 765 to debug the network adapter error utilizing the retrieved information. Processing ends at 795.
Northbridge 815 and Southbridge 835 connect to each other using bus 819. In one embodiment, the bus is a Direct Media Interface (DMI) bus that transfers data at high speeds in each direction between Northbridge 815 and Southbridge 835. In another embodiment, a Peripheral Component Interconnect (PCI) bus connects the Northbridge and the Southbridge. Southbridge 835, also known as the I/O Controller Hub (ICH) is a chip that generally implements capabilities that operate at slower speeds than the capabilities provided by the Northbridge. Southbridge 835 typically provides various busses used to connect various components. These busses include, for example, PCI and PCI Express busses, an ISA bus, a System Management Bus (SMBus or SMB), and/or a Low Pin Count (LPC) bus. The LPC bus often connects low-bandwidth devices, such as boot ROM 896 and “legacy” I/O devices (using a “super I/O” chip). The “legacy” I/O devices (898) can include, for example, serial and parallel ports, keyboard, mouse, and/or a floppy disk controller. The LPC bus also connects Southbridge 835 to Trusted Platform Module (TPM) 895. Other components often included in Southbridge 835 include a Direct Memory Access (DMA) controller, a Programmable Interrupt Controller (PIC), and a storage device controller, which connects Southbridge 835 to nonvolatile storage device 885, such as a hard disk drive, using bus 884.
ExpressCard 855 is a slot that connects hot-pluggable devices to the information handling system. ExpressCard 855 supports both PCI Express and USB connectivity as it connects to Southbridge 835 using both the Universal Serial Bus (USB) the PCI Express bus. Southbridge 835 includes USB Controller 840 that provides USB connectivity to devices that connect to the USB. These devices include webcam (camera) 850, infrared (IR) receiver 848, keyboard and trackpad 844, and Bluetooth device 846, which provides for wireless personal area networks (PANs). USB Controller 840 also provides USB connectivity to other miscellaneous USB connected devices 842, such as a mouse, removable nonvolatile storage device 845, modems, network cards, ISDN connectors, fax, printers, USB hubs, and many other types of USB connected devices. While removable nonvolatile storage device 845 is shown as a USB-connected device, removable nonvolatile storage device 845 could be connected using a different interface, such as a Firewire interface, etcetera.
Wireless Local Area Network (LAN) device 875 connects to Southbridge 835 via the PCI or PCI Express bus 872. LAN device 875 typically implements one of the IEEE 802.11 standards of over-the-air modulation techniques that all use the same protocol to wireless communicate between information handling system 800 and another computer system or device. Optical storage device 890 connects to Southbridge 835 using Serial ATA (SATA) bus 888. Serial ATA adapters and devices communicate over a high-speed serial link. The Serial ATA bus also connects Southbridge 835 to other forms of storage devices, such as hard disk drives. Audio circuitry 860, such as a sound card, connects to Southbridge 835 via bus 858. Audio circuitry 860 also provides functionality such as audio line-in and optical digital audio in port 862, optical digital output and headphone jack 864, internal speakers 866, and internal microphone 868. Ethernet controller 870 connects to Southbridge 835 using a bus, such as the PCI or PCI Express bus. Ethernet controller 870 connects information handling system 800 to a computer network, such as a Local Area Network (LAN), the Internet, and other public and private computer networks.
While
The Trusted Platform Module (TPM 895) shown in
While particular embodiments of the present disclosure have been shown and described, it will be obvious to those skilled in the art that, based upon the teachings herein, that changes and modifications may be made without departing from this disclosure and its broader aspects. Therefore, the appended claims are to encompass within their scope all such changes and modifications as are within the true spirit and scope of this disclosure. Furthermore, it is to be understood that the disclosure is solely defined by the appended claims. It will be understood by those with skill in the art that if a specific number of an introduced claim element is intended, such intent will be explicitly recited in the claim, and in the absence of such recitation no such limitation is present. For non-limiting example, as an aid to understanding, the following appended claims contain usage of the introductory phrases “at least one” and “one or more” to introduce claim elements. However, the use of such phrases should not be construed to imply that the introduction of a claim element by the indefinite articles “a” or “an” limits any particular claim containing such introduced claim element to disclosures containing only one such element, even when the same claim includes the introductory phrases “one or more” or “at least one” and indefinite articles such as “a” or “an”; the same holds true for the use in the claims of definite articles.
Number | Name | Date | Kind |
---|---|---|---|
6105150 | Noguchi et al. | Aug 2000 | A |
6202090 | Simone | Mar 2001 | B1 |
6618823 | West | Sep 2003 | B1 |
6813634 | Ahmed | Nov 2004 | B1 |
7669085 | Alam et al. | Feb 2010 | B2 |
7831720 | Noureddine et al. | Nov 2010 | B1 |
7962628 | Freimuth et al. | Jun 2011 | B2 |
8010506 | Matsuda | Aug 2011 | B2 |
8392695 | Lachwani et al. | Mar 2013 | B1 |
20060112219 | Chawla et al. | May 2006 | A1 |
20060251120 | Arimilli et al. | Nov 2006 | A1 |
20080201616 | Ashmore | Aug 2008 | A1 |
20110078320 | Grayson et al. | Mar 2011 | A1 |
Entry |
---|
“Generic Bus Debug and Test I/O Adapter,” IBM Technical Disclosure Bulletin, International Business Machines Corporation, Nov. 1, 2002, 3 pages. |
Number | Date | Country | |
---|---|---|---|
20140019808 A1 | Jan 2014 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 13344271 | Jan 2012 | US |
Child | 14030651 | US |