Patent Grant
11916559
This application is related to the following patent applications:
U.S. patent application Ser. No. 17/338,620, entitled “Variable-Length Clock Stretcher with Correction for Glitches Due to Finite DLL Bandwidth,” filed Jun. 3, 2021;
U.S. patent application Ser. No. 17/338,625, entitled “Variable-Length Clock Stretcher with Correction for Glitches Due to Phase Detector Offset,” filed Jun. 3, 2021;
U.S. patent application Ser. No. 17/338,626, entitled “Variable-Length Clock Stretcher with Correction for Digital DLL Glitches,” filed Jun. 3, 2021; and
U.S. patent application Ser. No. 17/338,629, entitled “Variable-Length Clock Stretcher with Passive Mode Jitter Reduction,” filed Jun. 3, 2021; and
U.S. patent application Ser. No. 17/405,913, entitled “Variable-Length Clock Stretcher with Combiner Timing Logic,” filed Aug. 18, 2021.
The related applications are hereby incorporated by reference herein for all purposes.
The disclosed implementations relate generally to systems and methods used in clocking electronics, and in particular to those clocking delay-locked loops (DLLs).
Unless otherwise indicated herein, elements described in this section are not prior art to the claims and are not admitted being prior art by inclusion in this section.
Many digital and mixed-signal systems use delay-locked loops (DLLs) for timing. A DLL creates one or more delayed copies of an input signal, locking the delays to the cycle time of the input signal. To do so, the DLL uses a phase detector to compare the phase of a delayed copy to the phase of the input signal, and locks them, for example at a phase difference of 360 degrees. The DLL typically creates the delayed copies in a delay line whose speed can be controlled. If the phase of the delayed copy is more than 360 degrees delayed from the input signal, then the delay line is too slow, and the DLL speeds it up. If the phase of the delayed copy is less than 360 degrees delayed from the input signal, the DLL slows the delay line down.
In a first aspect, an implementation provides a delay-locked loop (DLL). The DLL has a DLL signal input. The DLL includes a delay line, a gater, a phase-frequency detector (PFD), a retimer, and a loop filter.
The delay line has a series of delay stages. It has a signal input coupled with the DLL signal input. It further has a speed control input, a first phase output, and a second phase output.
The gater has a first gater input, a second gater input, a gater clock input, a first gater output, and a second gater output. The first gater input is coupled with the first phase output, and the second gater input is coupled with the second phase output. The gater clock input is coupled with the DLL signal input. The gater copies signals from the first gater input to the first gater output, apart from a first pulse. It also copies signals from the second gater input to the second gater output.
The PFD has a first PFD input, a second PFD input, a first PFD output, and a second PFD output. The first PFD input is coupled with the first gater output, and the second PFD input is coupled with the second gater output. The PFD may include a phase detector.
The retimer has a first retimer input, a second retimer input, a retimer clock input, a first retimer output, and a second retimer output. The first retimer input is coupled with the first PFD output, and the second retimer input is coupled with the second PFD output. The retimer clock input is coupled with the DLL signal input. The retimer may synchronize signals on the first retimer input with signals on the retimer clock input and output the synchronized signals on the first retimer output. The retimer may synchronize signals on the second retimer input with signals on the retimer clock input and output the synchronized signals on the second retimer output.
The loop filter has a first loop filter input, a second loop filter input, and a speed control output. The first loop filter input is coupled with the first retimer output, and the second loop filter input is coupled with the second retimer output. The speed control output is coupled with the delay line speed control input. The loop filter may be analog or digital. The loop filter may include an infinite impulse response (IIR) filter, a finite impulse response (FIR) filter, or an up/down counter.
The gater may have an enable (EN) input and include four flipflops and two logic gates. The first flipflop has a D input coupled with the EN input, a clock input coupled with the gater clock input, and a Q output. The second flipflop has a D input coupled with the Q output of the first flipflop, a clock input coupled with the gater clock input, and a Q output. The third flipflop has a D input coupled with the Q output of the second flipflop, an inverting clock input coupled with the first gater input, and a Q output. The fourth flipflop has a D input, an inverting clock input coupled with the second gater input, and a Q output. The first logic gate has a first input coupled with the Q output of the third flipflop, a second input coupled with the first gater input, and an output coupled with the first gater output. The second logic gate has a first input coupled with the Q output of the fourth flipflop, a second input coupled with the second gater input, and an output coupled with the second gater output.
In a second aspect, an implementation provides a method to lock a phase output signal to a phase input signal. The method has the following steps. In a delay line with a delay line signal input and a speed control input, receiving the phase input signal at the delay line signal input and delaying the phase input signal to obtain a first delayed signal, a second delayed signal, and the phase output signal. In a gater, copying the first delayed signal apart from a first pulse to output a first gater output signal, and copying the second delayed signal to output a second gater output signal. In a phase-frequency detector (PFD), asserting a first PFD output signal when the PFD receives a first gater output signal, asserting a second PFD output signal when the PFD receives a second gater output signal, and deasserting the first PFD output signal and the second PFD output signal when both the first gater output signal and the second gater output signal are asserted. In a loop filter, generating a speed control signal from the first PFD output signal and the second PFD output signal, wherein either (i) the speed control signal increases when the loop filter receives a first PFD output signal and decreases when the loop filter receives a second PFD output signal; or (ii) the speed control signal decreases when the loop filter receives a first PFD output signal and increases when the loop filter receives a second PFD output signal. In the delay line, changing the delay speed based on the speed control signal, wherein either the delay speed increases when the second delayed signal lags the first delayed signal and decreases when the second delayed signal leads the first delayed signal.
Particular aspects of the technology disclosed are described in the claims, specification and drawings.
The technology will be described with reference to the drawings:
In the figures, like reference numbers may indicate functionally similar elements. The systems and methods illustrated in the figures, and described in the Detailed Description below, may be arranged and designed in a wide variety of different implementations. Neither the figures nor the Detailed Description are intended to limit the scope as claimed. Instead, they merely represent examples of different implementations of the technology.
The technology disclosed herein allows for a delay-locked loop (DLL) to have a lock range that is larger than 180 degrees, or 50% of the input cycle time. This can provide more reliable operation, from which many electronic systems that rely on a DLL would benefit. Conventional DLLs have a −180 to +180 degrees lock range because they cannot distinguish the present input clock pulse from a previous or future clock pulse. The present technology overcomes this problem.
As used herein, the phrase one of should be interpreted to mean exactly one of the listed items. For example, the phrase “one of A, B, and C” should be interpreted to mean any of: only A, only B, or only C.
As used herein, the phrases at least one of and one or more of should be interpreted to mean one or more items. For example, the phrase “at least one of A, B, and C” or the phrase “at least one of A, B, or C” should be interpreted to mean any combination of A, B, and/or C. The phrase “at least one of A, B, and C” means at least one of A and at least one of B and at least one of C.
Unless otherwise specified, the use of ordinal adjectives first, second, third, etc., to describe an object, merely refers to different instances or classes of the object and does not imply any ranking or sequence.
The following terms or acronyms used herein are defined at least in part as follows:
AI—Artificial Intelligence.
CMOS—Complementary Metal-Oxide-Semiconductor—a type of field-effect transistor integrated circuit fabrication process.
DAC—digital-to-analog converter
Delay line—in the context of this document, a delay line is an electronic circuit composed of a series of delay stages through which a signal may travel. The delay stages are nominally equidistant, i.e., the provide equal delays. In practice, even equidistant delay stages may have delay deviations, resulting in output noise. At least part of the delay stages may have an output, and the outputs provide progressively delayed versions of a signal traveling through the delay line.
DLL—delay-locked loop—an electronic circuit with a delay line that synchronizes the delay line speed with the clock cycle of a reference input signal. It outputs one or more delayed versions of the reference input signal on one or more delay line outputs.
FET—Field-Effect Transistor
IC—integrated circuit—a monolithically integrated circuit, i.e., a single semiconductor die which may be delivered as a bare die or as a packaged circuit. For the purposes of this document, the term integrated circuit also includes packaged circuits that include multiple semiconductor dies, stacked dies, or multiple-die substrates. Such constructions are now common in the industry, produced by the same supply chains, and for the average user often indistinguishable from monolithic circuits.
JFET—Junction Field-Effect Transistor.
MCM—Multichip Module—an electronic package that includes multiple ICs performing as a single module.
MESFET—metal-semiconductor field-effect transistor.
NAND—Not And—a Boolean function.
NOR—Not Or—a Boolean function.
MOSFET—a metal-oxide-semiconductor field-effect transistor, the predominant type of transistor used in digital and mixed-signal ICs.
PCB—Printed Circuit Board
PD—phase detector
PFD—phase-frequency detector
PVT—semiconductor die conditions that impact the behavior of integrated electronic devices: process, voltage, and temperature.
SoC—system-on-a-chip—an IC that integrates a large amount of functionality.
Delay line 110 includes a series of delay stages 112 Δt, through which an input signal 105 travels. The speed of the delay stages 112 is controlled by a dl_speed signal, which may be processed by an optional delay line speed control block 117. The dl_speed signal, or its processed version, may be a supply voltage for delay stages 112, or any other quantity that impacts the speed of a delay stage. Delay stages are often implemented as simple logic gates, such as inverters, NAND gates, or NOR gates. The speed of a logic gate may be influenced in a few different ways that are well known in the art, including changing its supply voltage or current, or its body or back-gate voltage. Other well-known methods include changing the load capacitance. Each of the delay stages 112 may have an output for an output signal φ, and if all delay stages have equal delays, then the output 115 signals φ may be equidistant signals. DLL 100 may lock the speed of delay line 110 to the clock cycle of input signal 105 by enforcing that the phase difference between signals φ0 and φN, the output of the Nth delay stage, equals 360 degrees. The input signal 105, which is represented by φ0, may have been delayed by one or more additional optional input stages 113, which may be internal or external to delay line 110.
PD 140 has two inputs that are coupled with delay line 110, and receives two signals that are N stages apart, such as signals φ0 and φN in the case drawn. It compares the signals, and outputs a signal that indicates whether φN leads or lags φ0. Its output signal controls DAC or charge pump 150, which converts it to an analog signal for loop filter 160. If the PD 140 output signal is pulse-width-modulated, or if loop filter 160 is a digital filter, the PD 140 output signal may be directly provided to loop filter 160. Loop filter 160 may include an integrator or another low-pass filter, and its output signal dl_speed may be proportional with the required speed of the delay stages 112.
Many variations of the architecture of DLL 100 are known and common in the art.
The timing diagram 400 shows phase output signals φ0 and φ32, where φ32 arrives more than half a clock cycle too early (it is leading more than 180 degrees). The timing diagram 450 shows the signals φ0 and φ32, where φ32 arrives more than half a clock cycle too late (it is lagging more than 180 degrees). Due to the limited range over which the PD functions correctly, in the former case, the PD outputs are: leading=0; lagging=1. In the latter case, the PD outputs are: leading=1; lagging=0. Those results are incorrect.
When the input clock signal has a duty cycle of 50%, the conventional DLL has a lock range from 180 to 540 degrees respective to a central frequency that may be determined by the operating temperature, the supply voltage, and by semiconductor process manufacturing variations. If the operating frequency is different than the central frequency, the lock range reduces on at least one side. The lock range may be further impacted by noise margins.
Implementations
Gater 620 receives the phase signals φ0 and φN, and its function is to remove an initial clock pulse from the phase signal φ0 (or alternatively, to delay the phase signal φ0 by one full cycle). At its outputs it delivers the signals clk_a, which copy phase signal φ0 with the initial clock pulse removed, and clk_b, which equals phase signal φN. Gater 620 further has a clock input to receive the CK signal. In some implementations, gater 620 has a delay enable output to deliver the delay_en signal for logic gate 606.
PFD 630 functions as any phase-frequency detector known in the art. It delivers output signals up and dn (down) based on the order of receiving the signals clk_a and clk_b. Its outputs are coupled with the inputs of PD 640, which delivers the signals leading and lagging to retimer 650. The function of retimer 650 is to sample the leading and lagging signals at the output of PD 640 and synchronize the sampled signals with the clock CK, in case loop filter 660 is a digital filter. For example, retimer 650 may sample leading and lagging or up and dn at the falling edge of CK, and synchronize the sampled signal with the rising edge of CK.
As mentioned with reference to
The gater outputs the signals clk_a and clk_b, which are also the input signals for the PFD. The gater does not affect clk_b, which is a copy of φ32. However, it suppresses the first pulse in φ0, so that clk_a is a copy of φ0 that misses the first pulse. In some implementations, the gater may just delay φ0 by a full clock cycle to obtain clk_a.
The PFD receives clk_a and clk_b at its inputs, and delivers the signals up and dn at its outputs. The signals up and dn are inputs for the for the PD, whose outputs in turn are inputs for the retimer. In response to the clk_a signal, the PFD asserts its up output, and in response to the clk_b signal, the PFD asserts its dn output. When both up and dn are asserted, the PFD deasserts up and dn. As a result, if clk_a arrives before clk_b, then the up pulse is relatively long and the dn pulse is just a short spike. If clk_b arrives before clk_a, then the dn pulse is relatively long and the up pulse is just a short spike. The phase detector PD is now able to correctly determine which signal comes first, even when the phase difference is outside of the range of 180 to 540 degrees. The lock range of DLL 600 is from about 0 degrees up to about 720 degrees.
In timing diagram 700, clk_b rises first, and in response, the PFD raises the dn signal. When clk_a rises too, the PFD raises the up signal. However, as soon as both up and dn are asserted (raised), it resets both up and dn, and both signals become low again. Thus, the up signal is only a short spike, whereas the dn signal is relatively long.
The phase detector PD is digital with one-bit outputs (a bang-bang phase detector) carrying the leading and lagging signals. The phase detector determines which signal comes first, clk_a or clk_b. It responds to the rising edge of clk_a, i.e., the rising edge of the up signal. If dn is high, then clk_b and thus φ32 came early. Thus, its output with the leading signal goes high, and lagging stays low. But if dn is low, then clk_b and thus φ32 came late, and thus the leading signal stays low, and lagging goes high. In timing diagram 700, clk_b came early, and the dn signal is high, thus the leading signal goes high.
The retimer samples leading and lagging on the falling or inactive edge of CK, to generate internal signals leading_f and lagging_f. On the rising or active edge of CK, the retimer transfers the sampled values to its outputs fast and slow. Thus, if leading is high at the time of falling edge 701 of CK, then the fast signal will become high at the time of rising edge 702 of CK. If lagging is low at the time of falling edge 701, then slow will stay low at the time of rising edge 702.
In timing diagram 750, clk_a rises first, and in response, the PFD raises the up signal. When clk_b rises too, the PFD raises the dn signal. However, as soon as both up and dn are asserted (raised), it resets both up and dn, and both signals become low again. Thus, the dn signal is only a short spike, whereas the up signal is relatively long.
The phase detector PD determines which signal comes first, clk_a or clk_b, as described above. In timing diagram 750, clk_b comes later than clk_a. Thus, when clk_a goes up, up goes high, but dn is still low. As a result, the PD activates the lagging signal, whereas leading stays low.
The retimer samples leading and lagging on the falling or inactive edge of CK, to generate internal signals leading_f and lagging_f. On the rising or active edge of CK, the retimer transfers the sampled values to its outputs fast and slow. Thus, if lagging is high at the time of falling edge 751 of CK, then the slow signal will become high at the time of rising edge 752 of CK. If leading is low at the time of falling edge 751, then fast will stay low at the time of rising edge 752.
Implementation 810 includes D-flipflop 811, D-flipflop 812, D-flipflop 813 and logic gate 814, D-flipflop 815 and logic gate 816, D-flipflop 817, and logic gate 818. D-flipflop 811 has a D input coupled with the EN input, a clock input coupled with the clock input CK, and a Q output. D-flipflop 812 has a D input coupled with the Q output of D-flipflop 811, a clock input coupled with the clock input CK, and a Q output. D-flipflop 817 also has a D input coupled with the Q output of D-flipflop 811, an inverting clock input coupled with the clock input CK, and a Q output. Logic gate 818, which may include an AND gate, a NAND gate, and/or any other gate(s), has a first input coupled with the Q output of D-flipflop 817, a second input coupled with the clock input CK, and an output coupled with the delay enable output delay_en. D-flipflop 813 has a D input coupled with the Q output of D-flipflop 812, an inverting clock input coupled with the φ0 input, and a Q output. Logic gate 814, which may include an AND gate, a NAND gate, and/or any other gate(s), has a first input coupled with the Q output of D-flipflop 813, a second input coupled with the φ0 input, and an output coupled with the clk_a output. D-flipflop 815 has a D input coupled with a logical “1” (VDD) signal, an inverting clock input coupled with the φN input, and a Q output. Logic gate 816, which may include an AND gate, a NAND gate, and/or any other gate(s), has a first input coupled with the Q output of D-flipflop 815, a second input coupled with the φN input, and an output coupled with the clk_b output.
As shown in implementation 810, when EN is high, delay_en is generated in a glitch-free fashion through D-flipflop 811 and clock gater D-flipflop 817 and logic gate 818. The signal on output clk_a is generated one cycle after delay_en. This is achieved by passing the D-flipflop 811 output signal through D-flipflop 812 and another clock gater D-flipflop 813 and logic gate 814. The signal on the φN input could be directly transferred to output clk_b, but it is passed through another clock gater D-flipflop 815 and logic gate 816 that is always on, so that its delay matches the delay from φ0 to clk_a.
In some implementations, the D input of D-flipflop 815 is not coupled with VDD, but with the Q output of D-flipflop 811. In those implementations, D-flipflop 815 is not always on, but is always on when the gater is enabled via the signal on the EN input.
When the up and dn outputs are both low, and clk_a goes high, then up rises. When this event is followed by a rising transition at clk_b, then dn goes high, and logic gate 913 resets the two flipflops. This is illustrated in timing diagram 930. Similarly, when the up and dn outputs are both low, and clk_b goes high, then dn rises. When this event is followed by a rising transition at clk_a, then up goes high, and logic gate 913 resets flipflop 911 and flipflop 912. This is illustrated in timing diagram 940. Circuit 920 shows an example implementation of a flipflop that can be used in the PFD.
PFD/PD implementation 1010 comprises an edge-triggered D-type flipflop which, on the rising edge of signal up samples signal dn and places the result on output line 1053 (leading) and output line 1054 (lagging). If up goes high after dn goes high, then output line 1054 (lagging) will be low and output line 1053 (leading) will be high. On the other hand, the opposite will be the case if dn goes high after up goes high. Gates 1049 and 1050 balance the loads being driven by the cross-coupled pairs of gates, thereby maintaining symmetrical operation at the same speed.
Implementation 1110 includes D-flipflop 1111, D-flipflop 1112, D-flipflop 1113, and D-flipflop 1114. D-flipflop 1111 and D-flipflop 1113 each have an inverting clock input coupled with the CK input. Therefore, these flipflops are clocked on the falling (or inactive) edge of the clock pulse. D-flipflop 1112 and D-flipflop 1114 each have a non-inverting clock input coupled with the CK input, and are clocked on the rising (or active) edge of the clock pulse. D-flipflop 1111 has a D-input coupled with the input for the leading signal. D-flipflop 1111 outputs the leading_f signal. D-flipflop 1113 has a D-input coupled with the input for the lagging signal. D-flipflop 1113 outputs the lagging_f signal. D-flipflop 1112 has a D input coupled with the Q output of D-flipflop 1111 to receive the leading_f signal and D-flipflop 1114 has a D input coupled with the Q output of D-flipflop 1113 to receive the lagging_f signal. D-flipflop 1112 has a Q output coupled with the output for the fast signal. D-flipflop 1114 has a Q output coupled with the output for the slow signal.
When CK goes low (or is deasserted), D-flipflop 1111 samples the leading signal and its Q output (leading_f) assumes the value of the leading signal at the time of sampling. D-flipflop 1113 samples the lagging signal and its Q output (lagging_f) assumes the value of the lagging signal at the time of sampling. When subsequently CK goes high (or is asserted), D-flipflop 1112 samples the leading_f signal and its Q output (fast) assumes the value of the leading_f signal at the time of sampling. D-flipflop 1114 samples the lagging_f signal and its Q output (slow) assumes the value of the lagging_f signal at the time of sampling.
Step 1210—In a delay line with a delay line signal input and a speed control input, receive the phase input signal at the delay line signal input and delay the phase input signal to obtain a first delayed signal, a second delayed signal, and the phase output signal. In some implementations, the phase output signal may equal the second delayed signal.
Step 1220—In a gater, copy or pass the first delayed signal apart from a first pulse to output a first gater output signal, and copy the second delayed signal to output a second gater output signal. Some implementations copy or pass all pulses of the first delayed signal but delay the first delayed signal by a full cycle.
Step 1230—In a PFD, assert a first PFD output signal when the PFD receives a first gater output signal, assert a second PFD output signal when the PFD receives a second gater output signal, and deassert the first PFD output signal and the second PFD output signal when both the first gater output signal and the second gater output signal are asserted.
Step 1240—In a PD, at the time of receiving a first PFD output signal, determine if a second PFD output signal is active. In response to determining that the second output signal is active, assert a first PD output signal. In response to determining that the second output signal is not active, assert a second PD output signal.
Step 1250—In a retimer, retime the first PD output signal and the second PD output signal to align with the phase input signal.
Step 1260—In a loop filter, generate a speed control signal from the first PFD output signal and the second PFD output signal. The speed control signal increases when the loop filter receives a first PFD output signal and decreases when the loop filter receives a second PFD output signal. In some implementations, the speed control signal decreases when the loop filter receives a first PFD output signal and increases when the loop filter receives a second PFD output signal.
Step 1270—In the delay line, change the delay speed based on the speed control signal. The delay line receives the speed control signal from the loop filter, which forms a negative feedback loop that corrects the delay speed of the delay line based on the timing and duration of the phase input signal. Thus, the delay speed increases when the second delayed signal lags the first delayed signal and decreases when the second delayed signal leads the first delayed signal.
We describe various implementations of circuits for providing a wider lock range to DLLs.
The technology disclosed can be practiced as a system, method, or article of manufacture. One or more features of an implementation can be combined with the base implementation. Implementations that are not mutually exclusive are taught to be combinable. One or more features of an implementation can be combined with other implementations. This disclosure periodically reminds the user of these options. Omission from some implementations of recitations that repeat these options should not be taken as limiting the combinations taught in the preceding sections—these recitations are hereby incorporated forward by reference into each of the following implementations.
Although the description has been described with respect to particular implementations thereof, these particular implementations are merely illustrative, and not restrictive. The description may reference specific structural implementations and methods, and does not intend to limit the technology to the specifically disclosed implementations and methods. The technology may be practiced using other features, elements, methods and implementations. Implementations are described to illustrate the present technology, not to limit its scope, which is defined by the claims. Those of ordinary skill in the art recognize a variety of equivalent variations on the description above.
All features disclosed in the specification, including the claims, abstract, and drawings, and all the steps in any method or process disclosed, may be combined in any combination, except combinations where at least some of such features and/or steps are mutually exclusive. Each feature disclosed in the specification, including the claims, abstract, and drawings, can be replaced by alternative features serving the same, equivalent, or similar purpose, unless expressly stated otherwise.
Although the description has been described with respect to particular implementations thereof, these particular implementations are merely illustrative, and not restrictive. For instance, many of the operations can be implemented on a printed circuit board (PCB) using off-the-shelf devices, in a System-on-Chip (SoC), application-specific integrated circuit (ASIC), programmable processor, or in a programmable logic device such as a field-programmable gate array (FPGA), obviating a need for at least part of the dedicated hardware. Implementations may be as a single chip, or as a multi-chip module (MCM) packaging multiple semiconductor dies in a single package. All such variations and modifications are to be considered within the ambit of the disclosed technology the nature of which is to be determined from the foregoing description.
Any suitable technology for manufacturing electronic devices can be used to implement the circuits of particular implementations, including CMOS, FinFET, BiCMOS, bipolar, JFET, MOS, NMOS, PMOS, HBT, MESFET, etc. Different semiconductor materials can be employed, such as silicon, germanium, SiGe, GaAs, InP, GaN, SiC, graphene, etc. Circuits may have single-ended or differential inputs, and single-ended or differential outputs. Terminals to circuits may function as inputs, outputs, both, or be in a high-impedance state, or they may function to receive supply power, a ground reference, a reference voltage, a reference current, or other. Although the physical processing of signals may be presented in a specific order, this order may be changed in different particular implementations. In some particular implementations, multiple elements, devices, or circuits shown as sequential in this specification can be operating in parallel.
It will also be appreciated that one or more of the elements depicted in the drawings/figures can also be implemented in a more separated or integrated manner, or even removed or rendered as inoperable in certain cases, as is useful in accordance with a particular application.
Thus, while particular implementations have been described herein, latitudes of modification, various changes, and substitutions are intended in the foregoing disclosures, and it will be appreciated that in some instances some features of particular implementations will be employed without a corresponding use of other features without departing from the scope and spirit as set forth. Therefore, many modifications may be made to adapt a particular situation or material to the essential scope and spirit.
This application claims the benefit of U.S. Provisional Patent Application No. 63/295,838, entitled, “Delay-Locked Loop with Widened Lock Range,” filed on Dec. 31, 2021. The priority application is hereby incorporated by reference herein for all purposes.
| Number | Name | Date | Kind |
|---|---|---|---|
| 7277357 | Ma | Oct 2007 | B1 |
| 11223362 | Chiu | Jan 2022 | B2 |
| 11239846 | ur Rahman | Feb 2022 | B1 |
| 11334109 | ur Rahman | May 2022 | B1 |
| 11483004 | Park | Oct 2022 | B2 |
| 11545981 | Xanthopoulos | Jan 2023 | B1 |
| 11722141 | Filippini | Aug 2023 | B1 |
| 20070046344 | Minzoni | Mar 2007 | A1 |
| 20120139595 | Kamath | Jun 2012 | A1 |
| 20120169388 | Ma | Jul 2012 | A1 |
| 20140021990 | Na | Jan 2014 | A1 |
| 20160056827 | Vlachogiannakis | Feb 2016 | A1 |
| 20160182063 | Seo | Jun 2016 | A1 |
| 20200076440 | Ng | Mar 2020 | A1 |
| 20200321968 | Yeo | Oct 2020 | A1 |
| 20230216512 | Rahman | Jul 2023 | A1 |
| Number | Date | Country | |
|---|---|---|---|
| 20230216512 A1 | Jul 2023 | US |
| Number | Date | Country | |
|---|---|---|---|
| 63295838 | Dec 2021 | US |
