Desaturation circuit having temperature compensation

Information

  • Patent Grant
  • 12267071
  • Patent Number
    12,267,071
  • Date Filed
    Thursday, June 1, 2023
    a year ago
  • Date Issued
    Tuesday, April 1, 2025
    a month ago
  • Inventors
    • Horan; John
    • Collins; Paddy
  • Original Assignees
  • Examiners
    • Wells; Kenneth B
    Agents
    • DALY, CROWLEY, MOFFORD & DURKEE, LLP
Abstract
Methods and apparatus for a desaturation circuit having a temperature compensated voltage threshold for protecting a power transistor, such as a FET. A comparator module has a first input compared to a voltage source associated with current through the FET and a second input coupled to the voltage threshold circuit. As a resistance of the FET changes due to temperature changes, the voltage threshold changes to compensate for the resistance change of the FET.
Description
BACKGROUND

As is known in the art, switching devices, such as MOSFETs, can be used as load switches. During operation, the temperature of the load switch may rise due to high current flows, which changes operating characteristics of the device. Due to these changes, other circuit characteristics, such as thresholds, may be impacted.


SUMMARY

Example embodiments of the disclosure provide methods and apparatus for a desaturation (desat) circuit having temperature compensation. A desat circuit monitors the voltage from drain to source of a power MOSFET in a power stage circuit. If the current flowing through the MOSFET exceeds a certain value, an excessive voltage drop is created across the MOSFET that triggers a turn off of the power MOSFET. A trip voltage threshold for a given voltage drop may be a constant value. In embodiments, the desat circuit includes temperature compensation so that a trip voltage threshold which changes with temperature to allow the trip voltage to change with the RDSon of the MOSFET. With this arrangement, the tripping point for the MOSFET is maintained at a constant current level. It will be appreciated that setting a constant current level may be desirable in some applications to set a power dissipation limit for the system.


In one aspect, a system comprises: a desaturation circuit configured to generate a temperature-compensated voltage desaturation threshold voltage for a transistor, wherein the desaturation circuit comprises: a proportional to absolute temperature (PTAT) circuit having a bandgap circuit, wherein the PTAT circuit has an output; a complementary to absolute temperature (CTAT) circuit having an output; and a combiner circuit to combine the output of the CTAT circuit and the output of the PTAT circuit to generate the temperature-compensated voltage desaturation threshold voltage.


A system can further include one or more of the following features: the PTAT circuit comprises a first current mirror to generate a first mirror current, the first current mirror is coupled to the bandgap circuit, the CTAT circuit comprises a second current mirror to generate a second mirror current, the CTAT circuit includes a current source coupled to a diode to generate a CTAT current, the first current mirror comprises PTAT devices coupled to respective PTAT switches to selectively enable current through the PTAT devices, the PTAT devices are configured to flow a given proportion of the first mirror current, the given proportions of the first mirror current correspond to multiples of two, the second current mirror comprises CTAT devices coupled to respective CTAT switches to selectively enable current through the CTAT devices, the CTAT devices are configured to flow a given proportion of the second mirror current, the given proportions of the second mirror current correspond to multiples of two, the output of the CTAT circuit and the output of the PTAT circuit are controlled to tune a temperature coefficient of the voltage desaturation threshold voltage based on a temperature profile of the MOSFET, and/or a current clamp limit sets the voltage desaturation threshold voltage.


In another aspect, a method comprises: configuring a desaturation circuit to generate a temperature-compensated voltage desaturation threshold voltage for a transistor, wherein the desaturation circuit comprises: a proportional to absolute temperature (PTAT) circuit having a bandgap circuit, wherein the PTAT circuit has an output; a complementary to absolute temperature (CTAT) circuit having an output; and a combiner circuit to combine the output of the CTAT circuit and the output of the PTAT circuit to generate the temperature-compensated voltage desaturation threshold voltage.


A method can further include one or more of the following features: the PTAT circuit comprises a first current mirror to generate a first mirror current, the first current mirror is coupled to the bandgap circuit, the CTAT circuit comprises a second current mirror to generate a second mirror current, the CTAT circuit includes a current source coupled to a diode to generate a CTAT current, the first current mirror comprises PTAT devices coupled to respective PTAT switches to selectively enable current through the PTAT devices, the PTAT devices are configured to flow a given proportion of the first mirror current, the given proportions of the first mirror current correspond to multiples of two, the second current mirror comprises CTAT devices coupled to respective CTAT switches to selectively enable current through the CTAT devices, the CTAT devices are configured to flow a given proportion of the second mirror current, the given proportions of the second mirror current correspond to multiples of two, the output of the CTAT circuit and the output of the PTAT circuit are controlled to tune a temperature coefficient of the voltage desaturation threshold voltage based on a temperature profile of the MOSFET, and/or a current clamp limit sets the voltage desaturation threshold voltage.





BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing features of this invention, as well as the invention itself, may be more fully understood from the following description of the drawings in which:



FIG. 1 shows a desat protection circuit having temperature compensation in accordance with example embodiments of the disclosure;



FIG. 2 is a circuit diagram of an example PTAT circuit;



FIG. 3 is a circuit diagram of an example desaturation voltage implementation having controlled PTAT and CTAT currents for temperature compensation;



FIG. 4 is a flow diagram of an example sequence of steps for providing desaturation voltage with controlled PTAT and CTAT currents for temperature compensation;



FIG. 5 is a schematic representation of an example gate driver IC that can provide a temperature compensated desaturation voltage threshold for a FET; and



FIG. 6 is a schematic representation of an example EV charger circuit that can provide temperature compensated desaturation voltage thresholds.





DETAILED DESCRIPTION


FIG. 1 shows a desat protection circuit 100 having voltage threshold temperature compensation in accordance with example embodiments of the disclosure. The circuit 100 operates to limit the amount of current flowing in a MOSFET 102 by monitoring voltage Vdrain on the drain D of the MOSFET. In the event that the drain voltage Vdrain exceeds a defined level for a defined time, a fault signal 104 can be sent to a control unit (not shown), which may turn off the MOSFET 102 and/or take some protective action.


A fault may be caused by a sudden increase in current Isc, which causes an increase in voltage Vdrain. A sudden increase in current Isc may be generated by a short circuit, for example. This turns off a high voltage diode DHV so that a blocking capacitor CBLK charges up by charging current Ichg. After a time, which depends on the level of charging current Ichg and the capacitance of CBLK, the voltage on capacitor CBLK reaches a threshold voltage VDESAT defined by a desat threshold circuit 106, which trips a comparator 108, for example, and generates a fault.


In example embodiments, the desat threshold circuit 106 provides temperature dependence to the threshold voltage VDESAT by using a proportional to absolute temperature (PTAT) current from a bandgap circuit flowing into a resistor to produce a positive voltage change with temperature. A complementary to absolute temperature (CTAT) circuit that uses a forward diode voltage, for example, which typically changes with −2 mV per degree C., can be proportionally combined with the PTAT current to achieve a given variation of VDESAT with temperature to compensate for the change in RDSon of the MOSFET.


While example embodiments of the disclosure are shown in described in conjunction with a FET, it is understood that embodiments can include any type of transistor, switch, and the like, having resistance characteristics that change over temperature.


In general, in an ideal circuit, a load switch, such as a MOSFET, has no impedance when the device is on. In practice, the totality of resistive components of the load switch, e.g., inherent resistance from silicon process, bond wire resistance, and resistance of the lead frame, is referred to as On-resistance (RON) and is an important parameter when selecting a load switch. On-resistance is defined as the total measured resistance from the VIN to VOUT pins of the load switch. As load current passes through the device, this resistance causes a voltage drop in the power path. The resistance from the FET component is often separated from the total silicon resistance into a parameter referred to as RDSON, which is typically the largest source of resistance in a load switch.


As power is dissipated through the load switch, the device junction temperature increases which changes the operating characteristics of the device. When the gate voltage is less than the threshold voltage, there is no drain current. Once the gate voltage is greater than the threshold voltage, the current increases linearly with gate voltage so that a MOSFET operating in the linear region can be described as a voltage controlled resistor. Thus, current does not directly affect RDSON. Load current can indirectly effect RDSON in cases of high power dissipation which raises the junction temperature of the device.



FIG. 2 shows an example PTAT circuit 200 that includes a current mirror circuit 202 coupled to a bandgap circuit 204. The bandgap circuit 204 includes common collector transistors 206, 208 and a resistor 210. The current mirror circuit 202 includes devices 212a,d coupled in a current mirror configuration. A transistor 214 coupled to the current mirror 202 generates a first mirror current that flows through a resistor 216 that generates a PTAT voltage VPTAT.


As is known in the art, a bandgap voltage reference provides a temperature independent voltage level, typically around 1.25V, that is fixed at a given level in the presence of variations, such as temperature changes, loading, power supply variation, etc.



FIG. 3 shows an example circuit for providing temperature independence to the threshold voltage VDESAT of FIG. 1. In the illustrated embodiment, a desat circuit 300 includes a PTAT circuit 302 and a CTAT circuit 304. The CTAT circuit 304 directs current from a current source 306 into a diode 308. The voltage across the diode 308 provides a CTAT voltage, which is input to an amplifier 310. The amplifier 310 mirrors the voltage across the diode to the resistor 304 by adjusting the gate of transistor 312. As a consequence, the current in the resistor is CTAT. The current in the resistor flows in the transistor 312 and this CTAT current is mirrored to transistors CT0-4.


The PTAT circuit 302 may be similar to the PTAT circuit 200 of FIG. 2 with the addition of one or more switches having selected ratios. In the illustrated embodiment, the PTAT circuit 302 includes a bandgap reference circuit 322 and a current mirror circuit 320 that may be similar to the PTAT circuit of FIG. 2.


In the illustrated embodiment, sets of respective switches form part of the PTAT and CTAT current mirrors to define how much current from each circuit is used to tune the temperature coefficient of the threshold voltage VDESAT. A first set of switches P0-P3 are coupled to respective PTAT mirror transistors PTO-3 that can selectively turn off and on current flow. In the example embodiment, P0 controls 1× the PTAT mirror current, P1 carries one-half the mirror current, P2 carries one-fourth of the mirror current, and P3 carries one-eighth the mirror current. Thus, the maximum PTAT current is 1 and ⅞ times the mirror current and the minimum current is ⅛ of the mirror current. Any combination of activated switches P0-P3 can be used to select a current level for the selected VDESAT threshold voltage.


Similarly, a second set of switches C0-C3 for the CTAT current is coupled to respective CTAT mirror transistors CT0-3 that can selectively turn off and on current flow. In the example embodiment, C0 carries 1× the CTAT mirror current, C1 carries one-half the mirror current, C2 carries one-fourth of the mirror current, and C3 carries one-eighth the mirror current.


By controlling the first and second sets of switches, the voltage threshold VDESAT is defined by weighting of the PTAT and CTAT voltages.


It is understood that any practical number of switches and mirror devices for PTAT and CTAT circuit can be used to meet the needs of a particular application. For example, increased voltage resolution may require additional switches and mirror devices.


In some embodiments, a zero change to absolute temperature (ZTAT) current sink may be used for temperature independence. For example, a ZTAT circuit can be used for VDESAT temperature coefficient tuning by adjusting a capacitor charging current to a desired value by using a band gap circuit.


The Ron of the power MOSFET or SIC device for a given temperature, say 25 degrees, is given by the equation:








Ron
MOSFET

(
Temp
)

=


Ron

2

5


+

β
·

(

Temp
-
25

)







If one sets a current clamp limit of Iclamp then the clamping threshold for Vdesat as a function of temperature will be given by:







Vdesat

(
Temp
)

=


I
clamp

*

(


Ron

25

+

β
·

(

Temp
-
25

)










which can be rewritten as:







Vdesat

(
Temp
)

=



I
clamp

*
Ron

25

+

β
·

I
clamp

·

(

Temp
-
25

)








which can be rewritten as:







Vdesat

(
Temp
)

=


Vdesat
25

*

β
·

I
clamp

·

(

Temp
-
25

)







Thus, Vdesat(Temp) has a voltage of Vdesat25 at 25 degrees which is computed from=Iclamp*Ron25 and has a temperature coefficient of βIclamp. It is understood that temperature coefficient β is an operating parameter for a given device typically found from a device datasheet and Iclamp is a system defined parameter, which may be set by the user.



FIG. 4 shows an example sequence of steps for providing a temperature compensated desaturation voltage in accordance with example embodiments of the disclosure. In step 400, operating characteristics for a FET are received. In step 402, a desat voltage is selected for the FET. In step 404, a current level for a PTAT circuit is set based on temperature characteristics of the FET. In step 406, a current level for a CTAT circuit is set based on temperature characteristics of the FET. In step 408, currents from the PTAT circuit and the CTAT circuit are combined to generate the desaturation voltage threshold.


It is understood that embodiments of the disclosure are applicable to a wide range of applications in which temperature-compensated FET protection is desirable, such as motor drivers, switch controllers, rectifiers, converters, inverters and the like. FIG. 5 shows an example FET coupled to a gate driver IC providing pull up OUTPU and pull down OUTPD signals for controlling the FET. The gate drive can include a temperature-compensated desaturation voltage threshold. FIG. 6 shows an example charger circuit for an electric vehicle that drives GaN FETs that can include temperature-compensated desaturation voltage thresholds.


Having described exemplary embodiments of the invention, it will now become apparent to one of ordinary skill in the art that other embodiments incorporating their concepts may also be used. The embodiments contained herein should not be limited to the disclosed embodiments but rather should be limited only by the spirit and scope of the appended claims. All publications and references cited herein are expressly incorporated herein by reference in their entirety.


Elements of different embodiments described herein may be combined to form other embodiments not specifically set forth above. Various elements, which are described in the context of a single embodiment, may also be provided separately or in any suitable subcombination. Other embodiments not specifically described herein are also within the scope of the following claims.

Claims
  • 1. A system, comprising: a desaturation circuit configured to generate a temperature-compensated voltage desaturation threshold voltage for a transistor, wherein the desaturation circuit comprises: a proportional to absolute temperature (PTAT) circuit having a bandgap circuit, wherein the PTAT circuit has an output;a complementary to absolute temperature (CTAT) circuit having an output; anda combiner circuit to combine the output of the CTAT circuit and the output of the PTAT circuit to generate the temperature-compensated voltage desaturation threshold voltage.
  • 2. The system according to claim 1, wherein the PTAT circuit comprises a first current mirror to generate a first mirror current.
  • 3. The system according to claim 2, wherein the first current mirror is coupled to the bandgap circuit.
  • 4. The system according to claim 2, wherein the CTAT circuit comprises a second current mirror to generate a second mirror current.
  • 5. The system according to claim 4, wherein the CTAT circuit includes a current source coupled to a diode to generate a CTAT current.
  • 6. The system according to claim 4, wherein the first current mirror comprises PTAT devices coupled to respective PTAT switches to selectively enable current through the PTAT devices.
  • 7. The system according to claim 6, wherein the PTAT devices are configured to flow a given proportion of the first mirror current.
  • 8. The system according to claim 7, wherein the given proportion of the first mirror current corresponds to multiples of two.
  • 9. The system according to claim 4, wherein the second current mirror comprises CTAT devices coupled to respective CTAT switches to selectively enable current through the CTAT devices.
  • 10. The system according to claim 9, wherein the CTAT devices are configured to flow a given proportion of the second mirror current.
  • 11. The system according to claim 10, wherein the given proportion of the second mirror current corresponds to multiples of two.
  • 12. The system according to claim 4, wherein the output of the CTAT circuit and the output of the PTAT circuit are controlled to tune a temperature coefficient of the voltage desaturation threshold voltage based on a temperature profile of the transistor.
  • 13. The system according to claim 1, wherein a current clamp limit sets the voltage desaturation threshold voltage.
  • 14. A method, comprising: configuring a desaturation circuit to generate a temperature-compensated voltage desaturation threshold voltage for a transistor, wherein the desaturation circuit comprises: a proportional to absolute temperature (PTAT) circuit having a bandgap circuit, wherein the PTAT circuit has an output;a complementary to absolute temperature (CTAT) circuit having an output; anda combiner circuit to combine the output of the CTAT circuit and the output of the PTAT circuit to generate the temperature-compensated voltage desaturation threshold voltage.
  • 15. The method according to claim 14, wherein the PTAT circuit comprises a first current mirror to generate a first mirror current.
  • 16. The method according to claim 15, wherein the first current mirror is coupled to the bandgap circuit.
  • 17. The method according to claim 15, wherein the CTAT circuit comprises a second current mirror to generate a second mirror current.
  • 18. The method according to claim 17, wherein the CTAT circuit includes a current source coupled to a diode to generate a CTAT current.
  • 19. The method according to claim 17, wherein the first current mirror comprises PTAT devices coupled to respective PTAT switches to selectively enable current through the PTAT devices.
  • 20. The method according to claim 19, wherein the PTAT devices are configured to flow a given proportion of the first mirror current.
  • 21. The method according to claim 20, wherein the given proportion of the first mirror current corresponds to multiples of two.
  • 22. The method according to claim 17, wherein the second current mirror comprises CTAT devices coupled to respective CTAT switches to selectively enable current through the CTAT devices.
  • 23. The method according to claim 22, wherein the CTAT devices are configured to flow a given proportion of the second mirror current.
  • 24. The method according to claim 23, wherein the given proportion of the second mirror current corresponds to multiples of two.
  • 25. The method according to claim 17, wherein the output of the CTAT circuit and the output of the PTAT circuit are controlled to tune a temperature coefficient of the voltage desaturation threshold voltage based on a temperature profile of the transistor.
  • 26. The method according to claim 14, wherein a current clamp limit sets the voltage desaturation threshold voltage.
  • 27. A system, comprising: a desaturation circuit configured to generate a temperature-compensated voltage desaturation threshold voltage for a transistor, wherein the desaturation circuit comprises: a proportional to absolute temperature (PTAT) circuit having a bandgap circuit, wherein the PTAT circuit has an output, wherein the PTAT circuit comprises a series of current mirrors each having an associated weight;a complementary to absolute temperature (CTAT) circuit having an output, wherein the CTAT circuit comprises a series of current mirrors each having an associated weight; anda combiner circuit to combine the output of the CTAT circuit and the output of the PTAT circuit to generate the temperature-compensated voltage desaturation threshold voltage,wherein first ones of the PTAT circuit current mirrors and first ones of the CTAT current mirrors are activated to maintain the temperature-compensated voltage desaturation threshold voltage over temperature based on temperature characteristics of the transistor.
  • 28. The system according to claim 27, wherein the associated weights of the PTAT circuit current mirrors comprise ½n of the PTAT current, where n is an integer.
  • 29. The system according to claim 27, wherein the associated weights of the CTAT circuit current mirrors comprise ½n of the CTAT current, where n is an integer.
US Referenced Citations (73)
Number Name Date Kind
4461966 Hebenstreit Jul 1984 A
4748351 Barzegar May 1988 A
4970420 Billings Nov 1990 A
5019719 King May 1991 A
5051609 Smith Sep 1991 A
5430613 Hastings et al. Jul 1995 A
5598135 Maeda et al. Jan 1997 A
5847631 Taylor et al. Dec 1998 A
5959846 Noguchi et al. Sep 1999 A
6107860 Vinciarelli Aug 2000 A
6181130 Hoshi et al. Jan 2001 B1
6281560 Allen et al. Aug 2001 B1
6356161 Nolan Mar 2002 B1
6377155 Allen et al. Apr 2002 B1
6775901 Lee et al. Aug 2004 B1
6791851 Brkovic Sep 2004 B2
7023315 Yeo et al. Apr 2006 B2
7119448 de Stasi Oct 2006 B1
7173835 Yang Feb 2007 B1
7663351 Korsunsky Feb 2010 B2
7719112 Shen May 2010 B2
7804697 Melanson Sep 2010 B2
7868431 Feng et al. Jan 2011 B2
8063689 Theiler Nov 2011 B2
8094458 Furnival Jan 2012 B2
8106707 Katyal Jan 2012 B2
8217748 Feng et al. Jul 2012 B2
8680837 Zeng et al. Mar 2014 B2
8736343 Chen et al. May 2014 B2
8816666 Kimura et al. Aug 2014 B2
9048020 Calvillo Cortes et al. Jun 2015 B2
9600014 Marinca Mar 2017 B2
9660584 Modi et al. May 2017 B2
9743523 Huang et al. Aug 2017 B2
9847166 Kneller Dec 2017 B2
9887034 Francis Feb 2018 B2
9898029 Rasmus Feb 2018 B2
9899140 Kneller et al. Feb 2018 B2
9922764 Kneller et al. Mar 2018 B2
9948294 Peter et al. Apr 2018 B2
10002703 Wang et al. Jun 2018 B2
10014798 Vinciarelli Jul 2018 B1
10062495 Lloyd Aug 2018 B2
10176917 Parish et al. Jan 2019 B2
10217558 Kneller Feb 2019 B2
10224143 Kneller et al. Mar 2019 B2
10229779 Harber Mar 2019 B2
10234513 Vig et al. Mar 2019 B2
10256027 Li et al. Apr 2019 B2
10319509 Kneller et al. Jun 2019 B2
10347413 Francis Jul 2019 B2
10573457 Wang et al. Feb 2020 B2
10811181 Parish et al. Oct 2020 B2
10930422 Francis Feb 2021 B2
11139102 Kneller et al. Oct 2021 B2
11201619 Rinne et al. Dec 2021 B2
11211929 Rinne et al. Dec 2021 B2
11282631 Francis Mar 2022 B2
20070080740 Berens Apr 2007 A1
20090147544 Melanson Jun 2009 A1
20090237899 Furnival Sep 2009 A1
20120008344 Zeng et al. Jan 2012 A1
20120206171 Kimura et al. Aug 2012 A1
20130293268 Draxelmayr et al. Nov 2013 A1
20160181004 Li et al. Jun 2016 A1
20200218302 Brule Jul 2020 A1
20210376822 Thompson et al. Dec 2021 A1
20220116036 Rinne et al. Apr 2022 A1
20220224323 Sievers Jul 2022 A1
20230361673 Takobe Nov 2023 A1
20240019885 Ragonese Jan 2024 A1
20240274212 Kim Aug 2024 A1
20240283441 Xing Aug 2024 A1
Foreign Referenced Citations (14)
Number Date Country
3700488 Jul 1988 DE
10 2004 033 125 Feb 2006 DE
2 250 383 Jun 1992 GB
2 341 288 Mar 2000 GB
H 01-300617 Dec 1989 JP
2001-167941 Jun 2001 JP
2003-234234 Aug 2003 JP
2008-072021 Mar 2008 JP
WO 9321690 Oct 1993 WO
WO 9512247 May 1995 WO
WO 2009008739 Jan 2009 WO
WO 2010061281 Jun 2010 WO
WO 2011137845 Nov 2011 WO
WO 2021211920 Oct 2021 WO
Non-Patent Literature Citations (7)
Entry
U.S. Appl. No. 17/659,385, filed Apr. 15, 2022, Messier et al.
U.S. Appl. No. 18/297,034, filed Apr. 7, 2023, Torti.
U.S. Appl. No. 18/303,740, filed Apr. 20, 2023, Horan et al.
U.S. Appl. No. 18/321,859, filed May 23, 2023, Horan et al.
Analog Devices, “Single-/Dual-Supply, High Voltage Isolated IGBT Gate Driver with Miller Clamp,” ADuM4135 Data Sheet, Rev. E; Jan. 2015; 17 Pages.
Bourgeois, “An Isolated Gate Drive for Power MOSFETs and IGBTs,” Application Note, AN461/0194; STMicroelectronics Group; Jan. 1999; 7 Pages.
Silicon Labs, “Si827x Data Sheet;” Preliminary Rev. 0.5; Silicon Laboratories Inc.; Jan. 2016; 43 Pages.
Related Publications (1)
Number Date Country
20240405756 A1 Dec 2024 US