A master-slave system includes a master circuit that controls one or more slave circuits. A master-slave system may be used in a number of applications. One such application is a sensor system having multiple sensor devices arranged along a two-wire bus in a daisy-chain arrangement. One wire of the two-wire bus includes a supply voltage and the other wire includes ground. Generally, the sensor devices function as slave circuits receiving commands from a master circuit. In this configuration, the two-wire bus is used for multiple purposes. One purpose is to provide power to the sensor devices while reducing the number of wires to avoid extra weight and to reduce the number of connections in a car, for example. Another purpose is to allow communication between the master circuit and the sensor devices. One important diagnostic feature includes the master circuit's ability to determine where in the daisy-chain arrangement a sensor has detected a fault. Therefore, it is important for an address of each sensor device to be determined. In one example, an addressing scheme should be simple in order to reduce cost.
In one aspect, a system includes electrical components arranged in a daisy chain that include a first electrical component disposed at a first end of the daisy chain and a second electrical component disposed at an opposite end of the daisy chain than the first end. Each of the first and second electrical components includes an input port, an output port and a common port. The input port of the first electrical component is coupled to one of a supply voltage port or ground and the common ports of the first and second electrical components are coupled to the other one of the supply voltage or the ground. An address of the second electrical component is determined before addresses of the other of the electrical components are determined, and the addresses of the electrical components determine a position of an electrical component with respect to the other of the electrical components in the daisy chain.
In another aspect, a method includes determining addresses of slave components in a master-slave system that includes a master component and slave components in which a first slave component is disposed at a first end of the daisy chain and connected to the master component and a second slave component which is disposed at an opposite end of the daisy chain from the first end. The determining includes receiving at least one signal from the master component and determining the addresses of slave components arranged in the daisy chain based on the at least one signal by determining an address of the second slave component before determining addresses of the other of the slave components and by determining a position of a slave component with respect to the other of the slave components.
In a further aspect, an electrical component disposed in a daisy chain includes an input port, an output port, a third port and a current detection circuit connected to the input port, the output port and the common port. The current detection circuit is configured to measure an output current at the output port. The electrical component also includes a counter used to determine an address of the electrical component, a sensor circuit and a control logic circuit connected to the input port, the current detection circuit, the counter and the sensor circuit. The control logic circuit is configured to determine the address of the electrical component based on the output current, and the address of the electrical component determines a position of the electrical component with respect to other electrical components disposed in the daisy chain.
In a still further aspect, an article includes a machine-readable medium that stores executable instructions to determine an address of an unknown slave component in a master-slave system that includes a master component and slave components in which a first slave component is disposed at a first end of the daisy chain and connected to the master component and a last slave component is disposed at an opposite end of the daisy chain from the first end. The instructions causing a machine to receive at least one signal from the master component and determine the address of the unknown slave component arranged in the daisy chain based on the at least one signal. The instructions causing a machine to determine the address of the unknown slave component includes instructions causing a machine to determine the address of the unknown slave component before determining addresses of the other of the slave components if the unknown slave component is the last slave component. The instructions causing a machine to determine the address of the unknown slave component includes instructions causing a machine to determine a position of the unknown slave component with respect to the other of the slave components.
In another aspect, a system includes electrical components arranged in a daisy chain and including a first electrical component disposed at a first end of the daisy chain and a second electrical component disposed at an opposite end of the daisy chain than the first end. Each of the first and second electrical components includes an input port, an output port and a third port. The input port of the first electrical component is coupled to one of a supply voltage port or ground and the third port of the first electrical component is coupled to the other one of the supply voltage or the ground. An address of the second electrical component is determined before addresses of the other of the electrical components are determined and the addresses of the electrical components determine a position of an electrical component with respect to the other of the electrical components in the daisy chain.
The foregoing features of the invention, as well as the invention itself may be more fully understood from the following detailed description of the drawings, in which:
Described herein are techniques for a system including electrical components arranged in a daisy chain (called herein a daisy chain system) that independently determine their own address. In particular, the electrical components determine their own respective addresses in turn starting with the electrical component furthest from a power source (e.g., a master component) in the daisy chain (called herein a last electrical component) and working down the daisy chain until all the electrical components have an address. The techniques described herein provide a number of advantages. One advantage is that the electrical components are self-addressable, meaning each electrical component determines its own address. In one example, the address defines a position of an electrical component in the daisy chain with respect to the other electrical components. Another advantage is that each electrical component may be fabricated generically so that if an electrical component fails anywhere in the daisy chain system, it can be easily replaced by any other electrical component without any modifications. A further advantage is that the daisy chain system does not need to know the number of electrical components present in the daisy chain. Other advantages will be apparent to one of ordinary skill in the art.
Described herein is one specific embodiment of the daisy chain system, a master-slave system including a master component and slave components. In the master-slave system, the slave components determine their own respective addresses in turn starting with the slave component furthest from the a master component in the daisy chain (called herein a last slave component). Other embodiments do not require a master-slave system. For example, electrical components may independently determine their addresses at power-up without the function of a master component being required (
Referring to
The master component 14 includes a controller 22. The master component 14 provides a supply signal, VCC, at a port 24 and ground, a GND, at a port 26. The controller 22 provides commands to the slave components 18a-18d. The commands include, for example, a wake-up command to wake the slave components 18a-18d from a sleep mode. Another command is a reset command to reset circuitry within the slave component. A further command is a determine address command instructing the slave components to determine their addresses. The commands are sent by modulating the supply voltage, VCC.
Each of the slave components 18a-18d includes a respective input port 28a-28d, an output port 30a-30d and a common port 32a-32d. The slave components 18a-18d are connected in a daisy-chain arrangement. For example, the port 24 of the master component 14 is connected to the input port 28a of the slave component 18a by a connection 36a, the output port 30a of the slave component 18a is connected to the input port 28b of the slave component 18b by a connection 36b, the output port 30b is connected to the input port 28c by a connection 36c and the output port 30c is connected to the input port 28d by a connection 36d. The port 26 of the master component 14 is connected to the common ports 32a-32d by a connection 38. In this arrangement, the master component 14 provides the supply voltage, VCC, to the slave component 18a at the input port 28a, the slave component 18a provides a supply voltage, VCC′, to the slave component 18b at the input port 28b, the slave component 18b provides a supply voltage, VCC″, to the slave component 18c at the input port 28c and the slave component 18c provides a supply voltage, VCC′″, to the slave component 18d at the input port 28d. In other embodiments, the common ports 32a-32d of the slave components 18a-18d may be connected in a daisy-chain arrangement with the port 26 of the master component 14.
The input of each of the input ports 28a-28d includes an input current, ICC. The output of each of the output ports 30a-30d includes an output current, Iout. As will be further described below, each of the slave components 18-18d measures its output current, IOUT, in order to determine if it is the last active slave component in the daisy chain and if so determines its address. As used herein, the last active slave component is defined as the slave component furthest from the master component 14 in the daisy chain that is not in a sleep mode.
It is important to note that initially for each slave component 18a-18d there is a current drop between its respective input port 28a-28d and output port 30a-30d that is equal to a start current. For example, as will be shown, the start current is generated by a start current source 220 (
Referring to
The control circuit 106 is connected to the input port 28′ by the connection 122, to the current detection circuit 102 by a connection 134, a connection 135a and a connection 135b, to a counter 108 by a connection 136 and to the sensor circuit 112 by a connection 138. The control circuit 106 receives protocol words from the controller 22 through the connection 122 by modulating the supply voltage. For example, the control circuit 106 receives a command from the controller 22 to increment the counter 108. In another example, the control circuit 106 receives a command from the master component 14 to awaken the sensor circuit 112. As will be shown below, the control circuit 106 determines if the slave component 18′ is the last active slave component in the daisy chain based on the output current, IOUT, detected by the current detection circuit 102. Once the slave component 18′ determines that it is the last active component, it puts itself into a sleep mode.
The various connections described herein may be referred to herein interchangeably with the signal carried by the respective connection. For example, reference character 134 may be used interchangeably to refer to the connection between the current detection circuit 102 and the control circuit 106 and a signal associated with such a connection.
Referring to
In one example, after the reset command is enabled a general “Determine Address Command” is sent from the master component 14 to the slave components 18a-18d and a timer (not shown) is triggered. In one example, the timer could be either run by the master component or each slave component 18a-18d individually.
While the timer is “on,” each of the slave components 18a-18d senses their respective output current, IOUT (158). In one example, those slave components that determine that they are the last active slave component set their input current, ICC, to a high value. The increase in current acts as a positive feedback to avoid errors appearing from process and circuit variations. After the timer has elapsed, only one last active slave component is found. As will be further discussed below, only the true last active slave component will not detect changes in its output current, IOUT.
The last active slave component assigns itself the address corresponding to the value stored in the counter 108 (180). Once the timer has elapsed, the last active slave component puts itself into a sleep mode (182). It is determined whether there are any more slave components left to determine their addresses (186). For example, it is determined if a number of iterations is equal to the number of slave components in the system 10. In another example, it is determined if the total ICC consumption seen by the master component 14 is lower than a predetermined current threshold thereby avoiding the need for the master component 14 to know the number of slave components 18a-18d within the system 10. If not, all counters of the remaining active slave components are incremented (188). For example, the counter 108 is incremented by one. If all of the slave components 18a-18d have assigned themselves an address, a wake-up signal is sent to the slave components (190). For example, the master component 14 sends the wake-up command using the supply voltage line, VCC.
In one example, the master component 14 performs processing block 154 including sending the “Determine Address Command.” The individual slave components 18a-18d perform processing blocks 158, 180 and 182 (e.g., as shown in
Referring to
The current detection circuit 102′ includes the resistor 202, a resistor 206, a current comparator 204, a first switch 214, a second switch 216, a high current source 218 providing a high current, a start current source 220 providing a start current and a threshold current source 224 providing a threshold current, ITH. In one example, the high current source 218 provides about ten times more current than the start current source 220 and the threshold current source 224 provides about half as much current as the start current source 220. As will be understood below, the threshold current, ITH, must be chosen high enough to account for the slave components 18a-18d in a sleep mode drawing a relatively small amount of current. For example, the threshold current, ITH, should be greater that (N−1) times the amount of current drawn by a slave component in the sleep mode, where N is equal to the number of slave components.
In one example, the start current source 220 is independent of other circuitry in the slave component 18″. By having the start current source 220 independent, the master component 14 will be able to identify a failure of a slave component in the daisy chain. The first switch 214 is controlled by a signal 135a and the second switch 216 is controlled by a signal 135b each of which will be described below. In one example, the first switch 214 is turned “on” or activated (i.e., the first switch 214 is closed) when the signal 135a has a logical high voltage level. In one example, the second switch 216 is activated when the signal 135b has a logical high voltage level.
The current comparator 204 compares the output current, IOUT, through the resistor 202 with the threshold current, ITH, through a resistor 206 and provides a signal 134. In one example, if the output current, IOUT, is greater than a threshold current, ITH, the signal 134 is a logical high voltage level.
The control circuit 106′ includes a first portion 106a′ and a second portion 106b′. The first portion 106a′ of the control circuit 106′ includes a D flip flop circuit 234 and an AND gate 236. A D pin of the D flip-flop circuit 234 receives the signal 134 from the current comparator 204. A Q pin of the D flip-flop circuit 234 provides a signal 235 to the AND gate 236 while a Q′ pin provides a signal 235′, logically opposite to the signal 235. A clock pin of the D flip-flop circuit 234, CLK, receives a signal 135b from an inverter 270 and is further described below. The AND gate 236 receives the signal 135b and the signal 235 to generate the signal 135a.
The second portion 106b′ of the control circuit 106′ includes a power-up/reset circuit 252, a control logic circuit 256, an AND gate 260, an AND gate 264, a D flip-flop circuit 268 and the inverter 270. The power-up/reset circuit 252 provides a reset signal 254 to the counter 108′, the D flip-flop circuit 234 and the D flip-flop circuit 268.
The control logic 256 provides an increase count signal 258 to the AND gates 260, 264 and a control signal 262 to the clock pin, CLK, of the D flip-flop circuit 268. The AND gate 260 receives the signal 235′ and with the increase count signal 258 provides a count signal 136 to the counter 108′. The AND gate 264 receives the signal 235 and with the increase count signal 258 provides a signal 269 to the inverter 270 which in turn provides the signal 135b to the switch 216 and to the AND gate 234.
A D pin of the D flip-flop circuit 268 is held at a fixed logical state, for example, a logical high state. The D flip-flop circuit receives an operations signal 262 from the control logic circuit 256 at a clock pin, CLK. In one example, after all the slave components have determined their addresses and are in the sleep mode, the controller 22 provides a wake-up command to the slave circuits. The control logic circuit 256 interprets the command and provides the operations signal 262 to the clock pin, CLK of the D flip-flop circuit 268. A Q pin of the D flip-flop circuit 268 provides an awake signal 138 to the sensor circuit 112′. In particular, the sensor circuit 112′ includes a switch 280 that is controlled by the awake signal 138. When the switch 280 is closed (i.e., in the “on” position) the supply voltage from the input port 28′ is provided to a sensor system 282. In one example, the sensor system 282 is a magnetic field sensor system, for example, including at least one of a Hall sensor, a magnetoresistive sensor or a magnetic field transducer or any combination thereof. In other examples, the sensor system 282 may be other types of sensors, for example, for pressure, acceleration, gyroscopes and so forth.
Referring to
The slave component starts a timer (not shown) (312). For example, the timer is et for 10 milliseconds. The slave component 18″ determines, if the output current, IOUT, is less than the threshold current, ITH (316). For example, after the control circuit 106′ receives the determine address command from the controller 22 (e.g., by modulating the supply voltage), the current comparator 204 compares the current through the resistor 202 (the output current) with the current through the resistor 206 (the threshold current).
If the output current, IOUT, is less than the threshold current, ITH, then the high current source 218 is activated (318). For example, the current comparator 204 sends the signal 134 (e.g., at a high logic state) to the D flip-flop circuit 234 which provides the signal 235 (e.g., at a high logic state) to the AND gate 264. With the signal 135b (e.g., at a high logic state), the AND gate 264 provides the signal 135a (e.g., at a high logic state) to the switch 214 to close the switch thereby connecting the high current source 218 to the input port 28′. With the switch 214 closed and the switch 216 closed, ICC, becomes equal to the current generated by both the high current source 218 and the start current source 220.
Setting the input current, ICC, to a higher current reduces the situation that two slave components (in particular, consecutive slave components) are each determining that they are the last active slave component. For example, manufacturing tolerances in the current comparator 204 and the start current source 220 may cause two slave components to determine that they are the last active slave component. By setting the input current, ICC, to a higher current value only the real last active slave component will not see a variation with its output current, IOUT, while the slave component before the real last active slave component will detect a substantial increase in its output current, IOUT. For example, the slave component prior to the real last active slave component will detect an increase in its output current, IOUT, because of the greater draw in current due to the high current source 218 in the real active slave component. Thus, the current comparator 204 in the slave component prior to the real last active slave component will now determine that IOUT>ITH and change the logical state of the signal 234 (e.g., from a high logic state to a low logic state) provided to the control circuit 106.
It is determined whether the timer has elapsed (322). If the timer has not elapsed then processing block 316 is repeated.
After the timer has elapsed, the slave component 18″ receives a command from the controller 22 to increment the counter (324) and determines if it is the last active slave component (326). For example, the control logic 256 receives the command and provides the increment count signal (e.g., at a high logic state) to the AND gates 260, 264. In one example, the controller 22 sends the command to increment the counter at time intervals equal to the predetermined time for a number of time intervals equal to the number of slave components 18a-18d in system 10. In another example, the master component 14 could check for the total ICC current in the system 10 to go lower than a certain value to determine that all slave components 18a-18d in the system are in sleep mode and therefore all the slave components have obtained their respective addresses. Therefore, the master component 14 does not need to know the number of slaves within the system 10.
If the slave component 18″ is the last active slave component, the slave component 18″ determines its address (330). For example, the address is equal to a value stored in the counter 108′. If it is the last active slave component, the slave component 18″ goes into a sleep mode (332). For example, the AND gate 264, with the increase count signal (e.g., at a high logic state) and the signal 235 (e.g., at a high logic state), provides the signal 269 to the inverter 270 which in turn provides the signal 135b (e.g., at a low logic state) to open the switch 216 thereby disconnecting the stall current source 220 from the port 28′. In addition, the signal 135b is provided to the AND gate 236 which provides the signal 135a (e.g., a low logic state) to the switch 214 thereby disconnecting the high current source from the port 28′. Thus, the input current, ICC, is zero.
The slave component 18″ receives a wake-up signal (336). For example, the controller 22 provides the wake-up command. The control logic circuit 256 interprets the command and provides the operations signal 262 (e.g., at a high logic state) to the clock pin, CLK, of the D flip-flop circuit 268. The Q pin of the D flip-flop circuit 268 provides the awake signal 138 (e.g., at a high logic state) to close the switch 280 thereby providing the supply voltage from the input port 28′ to the sensor system 282.
If the slave component 18″ is not the last active slave component, then the counter 108 is incremented (346). For example, with the signal 235′ (e.g., at a logical high state), the AND gate 260 provides the count signal 136 (e.g., at a high logic state) to the counter 108′ to increment the counter.
Referring to
Process 300 is not limited to use with the hardware and software of
The system may be implemented, at least in part, via a computer program product. For example, a computer program may be deployed to be executed on one computer or on multiple computers at one site or distributed across multiple sites and interconnected by a communication network. A computer program may be stored on a storage medium or device (e.g., a CD-ROM, a hard disk, a magnetic diskette or flash memory storage device) that is readable by a general or special purpose programmable computer for configuring and operating the computer when the storage medium or device is read by the computer to perform process 300. Process 300 may also be implemented as a machine-readable storage medium, configured with a computer program, where upon execution, instructions in the computer program cause the computer to operate in accordance with process 300.
The processes described herein are not limited to the specific embodiments described herein. For example, the processes are not limited to the specific processing order of the processing blocks in
Referring to
Elements of different embodiments described herein may be combined to form other embodiments not specifically set forth above. Other embodiments not specifically described herein are also within the scope of the following claims.
The application claims priority to and is a continuation application of U.S. patent application Ser. No. 12/354,891, filed on Jan. 16, 2009 and entitled “DETERMINING ADDRESSES OF ELECTRICAL COMPONENTS ARRANGED IN A DAISY CHAIN,” which is incorporated herein in its entirety, and the present application is assigned to the assignee of the parent application.
Number | Name | Date | Kind |
---|---|---|---|
3074636 | Baker et al. | Jan 1963 | A |
4149144 | Diefenderfer | Apr 1979 | A |
4907223 | Wroblewski | Mar 1990 | A |
5361260 | Mito | Nov 1994 | A |
5574849 | Sonnier et al. | Nov 1996 | A |
5606717 | Farmwald et al. | Feb 1997 | A |
5646609 | O'Brien | Jul 1997 | A |
5675811 | Broedner et al. | Oct 1997 | A |
5689689 | Meyers et al. | Nov 1997 | A |
5860022 | Kondou et al. | Jan 1999 | A |
6014137 | Burns | Jan 2000 | A |
6112275 | Curry et al. | Aug 2000 | A |
6118186 | Scott et al. | Sep 2000 | A |
6233534 | Morozumi et al. | May 2001 | B1 |
6292494 | Baker et al. | Sep 2001 | B1 |
6345220 | Ikegami | Feb 2002 | B1 |
6426916 | Farmwald et al. | Jul 2002 | B2 |
6522944 | Wielebski et al. | Feb 2003 | B2 |
6542847 | Lohberg et al. | Apr 2003 | B1 |
6563419 | Herz et al. | May 2003 | B1 |
6618628 | Davlin et al. | Sep 2003 | B1 |
6687644 | Zinke et al. | Feb 2004 | B1 |
6701214 | Wielebski et al. | Mar 2004 | B1 |
6715020 | Farmwald et al. | Mar 2004 | B2 |
6728819 | Farmwald et al. | Apr 2004 | B2 |
6751696 | Farmwald et al. | Jun 2004 | B2 |
6772254 | Hofmann et al. | Aug 2004 | B2 |
6825625 | Karwath et al. | Nov 2004 | B1 |
6838999 | Ropke | Jan 2005 | B1 |
6952618 | Davlin et al. | Oct 2005 | B2 |
6975558 | Farmwald et al. | Dec 2005 | B2 |
7038412 | Karwath et al. | May 2006 | B2 |
7110322 | Farmwald et al. | Sep 2006 | B2 |
7158900 | McNutt | Jan 2007 | B2 |
7191269 | Cluff | Mar 2007 | B2 |
7207014 | Velasco et al. | Apr 2007 | B2 |
7209997 | Farmwald et al. | Apr 2007 | B2 |
7254452 | Davlin et al. | Aug 2007 | B2 |
7366115 | Vandensande | Apr 2008 | B2 |
7366597 | Hartrey et al. | Apr 2008 | B2 |
7466123 | Kato et al. | Dec 2008 | B2 |
7558646 | Matsumoto et al. | Jul 2009 | B2 |
7668674 | McNutt | Feb 2010 | B2 |
7717085 | Bauerle | May 2010 | B1 |
7761251 | Bauerle | Jul 2010 | B2 |
7774074 | Davlin et al. | Aug 2010 | B2 |
7877208 | Battista | Jan 2011 | B1 |
7990983 | Denham | Aug 2011 | B2 |
7996104 | Wielebski et al. | Aug 2011 | B2 |
8122159 | Monreal | Feb 2012 | B2 |
8290094 | Kolof et al. | Oct 2012 | B2 |
8380905 | Djabbari et al. | Feb 2013 | B2 |
8386657 | Adkins et al. | Feb 2013 | B2 |
8461782 | Ward et al. | Jun 2013 | B2 |
8543263 | Danielsson et al. | Sep 2013 | B2 |
8577634 | Donovan et al. | Nov 2013 | B2 |
8716674 | Sherwood | May 2014 | B2 |
9003096 | Trifonov et al. | Apr 2015 | B2 |
9172565 | Cadugan et al. | Oct 2015 | B2 |
20010011892 | Ropke | Aug 2001 | A1 |
20020010527 | Wielebski et al. | Jan 2002 | A1 |
20020015389 | Wastlhuber et al. | Feb 2002 | A1 |
20020053970 | Plummer | May 2002 | A1 |
20030220702 | McNutt | Nov 2003 | A1 |
20040039456 | Davlin et al. | Feb 2004 | A1 |
20040078097 | Bruzy et al. | Apr 2004 | A1 |
20040100394 | Hitt | May 2004 | A1 |
20040117537 | Vandensande | Jun 2004 | A1 |
20040233929 | Hall et al. | Nov 2004 | A1 |
20050035733 | Karwath et al. | Feb 2005 | A1 |
20050055132 | Matsumoto et al. | Mar 2005 | A1 |
20050097255 | Barenys et al. | May 2005 | A1 |
20050128100 | Petrocy | Jun 2005 | A1 |
20050128830 | Nishihara et al. | Jun 2005 | A1 |
20050132109 | Steger | Jun 2005 | A1 |
20050228914 | Ishida | Oct 2005 | A1 |
20050267701 | McNutt | Dec 2005 | A1 |
20050273287 | McNutt | Dec 2005 | A1 |
20050289269 | Nakayama et al. | Dec 2005 | A1 |
20060024055 | Kawase et al. | Feb 2006 | A1 |
20060030951 | Davlin et al. | Feb 2006 | A1 |
20060221984 | Denham | Oct 2006 | A1 |
20060224776 | Vanderhenst | Oct 2006 | A1 |
20060282592 | Zakriti | Dec 2006 | A1 |
20070094459 | Suzuki et al. | Apr 2007 | A1 |
20070198139 | Boran et al. | Aug 2007 | A1 |
20070236164 | Xia et al. | Oct 2007 | A1 |
20070236825 | Xia et al. | Oct 2007 | A1 |
20080061725 | Wu et al. | Mar 2008 | A1 |
20080098144 | Rees et al. | Apr 2008 | A1 |
20080115512 | Rizzo | May 2008 | A1 |
20080177397 | Davlin et al. | Jul 2008 | A1 |
20080189459 | Takeuchi | Aug 2008 | A1 |
20080288662 | Doorenbos | Nov 2008 | A1 |
20080301344 | Hsieh | Dec 2008 | A1 |
20090031048 | Richards et al. | Jan 2009 | A1 |
20090185081 | Ueno et al. | Jul 2009 | A1 |
20100095035 | Chen et al. | Apr 2010 | A1 |
20100211190 | Akita | Aug 2010 | A1 |
20100231262 | Ito | Sep 2010 | A1 |
20110055442 | Ward et al. | Mar 2011 | A1 |
20110205600 | Hibiya | Aug 2011 | A1 |
20120083902 | Daum et al. | Apr 2012 | A1 |
20120086442 | Haas et al. | Apr 2012 | A1 |
20120158335 | Donovan et al. | Jun 2012 | A1 |
20120325020 | Mueller | Dec 2012 | A1 |
20130197851 | Bhawmik | Aug 2013 | A1 |
20130335068 | Dwyer et al. | Dec 2013 | A1 |
20140086258 | Kwan et al. | Mar 2014 | A1 |
20140258566 | Bowling et al. | Sep 2014 | A1 |
20150100818 | Kegel et al. | Apr 2015 | A1 |
20150227204 | Gipson et al. | Aug 2015 | A1 |
20150236746 | Scheinkerman et al. | Aug 2015 | A1 |
20150236869 | Vreeland et al. | Aug 2015 | A1 |
Number | Date | Country |
---|---|---|
100 30 358 | Jan 2002 | DE |
102 03 483 | Nov 2002 | DE |
101 47 512 | Apr 2003 | DE |
1 467 523 | Oct 2004 | EP |
2885710 | Nov 2006 | FR |
2 353 448 | Feb 2001 | GB |
2353448 | Feb 2001 | GB |
H1032479 | Feb 1998 | JP |
H1185806 | Mar 1999 | JP |
2003-044972 | Feb 2003 | JP |
2003279651 | Oct 2003 | JP |
2006242908 | Sep 2006 | JP |
2007272807 | Oct 2007 | JP |
2007-272807 | Oct 2007 | JP |
2008-22638 | Jan 2008 | JP |
2010-127857 | Jun 2010 | JP |
5827620 | Dec 2015 | JP |
Entry |
---|
Office Action (with English Translation) dated Oct. 16, 2012, for German Appl. No. 11 2009 004 394.1, filed Jul. 7, 2011, 15 pages. |
Freescale Semiconductor, Advance Information “Two-Channel Distributed System Interface (DSI) Physical Interface Device”, Document No. MC33790, Rev 11.0, Mar. 2008, 12 pages. |
Freescale Semiconductor,Inc., “Distributed System Interface (DSI) Sensor Interface”, Document No. MC33793/D, Motorola, Semiconductor Technical Data, Rev 10, Jul. 2003, 24 pages. |
International Search Report (Form PCT/ISA/210) and Written Opinion of the International Searching Authority (Form PCT/ISA/237) for PCT/US2009/066068, dated Mar. 4, 2010, 8 pages. |
AN1816, Using the HC912B32 to Implement the Distributed Systems Interface (DSI) Protocol; by Tracy McHenry, Motorola, Freescale Semiconductor, Inc., Aug. 1999, 24 pages. |
DSI Bus Standard, Version 2.02, TRW Automotive, Launched by Motorola, Freescale Semiconductor, Mar. 29, 2005, 18 pages. |
Notification Concerning Transmittal of International Preliminary Report on Patentability (Chapter 1 of the Patent Cooperation Treaty), PCT/US2009/066068, date of mailing Jul. 28, 2011, 2 pages. |
Written Opinion of the International Searching Authority, PCT/US2009/066068, date of mailing Jul. 28, 2011, 4 pages. |
Notification of Transmittal of International Preliminary Report on Patentability (Form PCT/IB/326) for PCT/US2010/045403 dated Mar. 8, 2012, 11 pages. |
International Search Report and the Written Opinion of the International Searching Authority for PCT/US2010/045403, date of mailing Oct. 18, 2010, 14 pages. |
Notice of Allowance dated Feb. 22, 2013, U.S. Appl. No. 12/548,815, pp. 1-10. |
Office Action translation dated Jan. 14, 2014, for Japanese Appl. No. 2012-526825, filed Feb. 24, 2012, 3 pages. |
Korean Patent Application No. 10-2012-7007744 Office Action dated Mar. 31, 2014, including English translation, 8 pages. |
Korean Office Action dated Oct. 29, 2014 (with English translation) for Korean Application No. 10-2012-7007744; 6 pages. |
German Office Action (with English Translation) dated Mar. 2, 2015 for German Application No. 112010003388.9; 12 Pages. |
Response (with Amended Claims in English) to German Office Action dated Mar. 11, 2015 for German Application No. 112010003388.9; Response filed Jul. 3, 2015; 37 Pages. |
Decision to Grant (with Reporting Letter in English) dated Aug. 24, 2015 corresponding to German Application No. 112010003388.9; 18 Pages. |
Response (with English Translation) to Korean Office Action dated Mar. 23, 2014 for Korean Application No. 10-2012-7007744; Response filed May 23, 2014; 40 Pages. |
Response (with Reporting Letter in English) to German Office Action dated May 18, 2015 for German Application No. 11 2009 004 394.1; Response filed Aug. 7, 2015; 77 Pages. |
PCT International Search Report and Written Opinion dated Mar. 21, 2012 for International Application No. PCT/US2011/052861; 14 Pages. |
PCT International Preliminary Report on Patentability dated Jun. 27, 2013 for International Application No. PCT/US2011/052861; 11 Pages. |
German Office Action (with English Translation) dated Mar. 9, 2015 for German Application No. 112011104425.9; 18 Pages. |
Response (with Amended Claims in English) to German Office Action dated Mar. 9, 2015 for German Application No. 112011104425.9; Response filed on Jul. 13, 2015; 27 Pages. |
Japanese Office Action (with English Translation) dated Jul. 3, 2014 for Japanese Application No. 2013-544466; 8 Pages. |
Response to Japanese Office Action (with English Claims) dated Jul. 3, 2014 for Japanese Application No. 2013-544466; Response filed Aug. 21, 2014; 11 Pages. |
Japanese Office Action dated Feb. 5, 2015 (with English Translation) for Japanese Application No. 2013-544466; 5 Pages. |
Appeal Brief and Response (with Reporting Letter & Amended Claims in English) to Japanese Office Action dated Feb. 5, 2015 for Japanese Application No. 2013-544455; Response filed on Mar. 20, 2015; 15 Pages. |
Examiner's Pre-Trial Report (with English Translation) dated Jul. 3, 2015 for Japanese Application No. 2013-544466; 12 Pages. |
Written Petition (with English Translation) filed on Aug. 26, 2015 for Japanese Application No. 2013-544466; 13 Pages. |
International Search Report and Written Opinion dated Apr. 23, 2015 for International Application No. PCT/US2015/011347; 10 Pages. |
International Search Report and Written Opinion dated Jun. 2, 2016 for International Application No. PCT/US2016/019451; 10 Pages. |
International Search Report and Written Opinion dated Jul. 5, 2016 for International Application No. PCT/US2016/019457; 10 Pages. |
Office Action dated Feb. 18, 2015 for U.S. Appl. No. 14/182,595; 18 Pages. |
Response to Office Action dated Feb. 18, 2015 for U.S. Appl. No. 14/182,595; Response filed on May 13, 2015; 12 Pages. |
Notice of Allowance dated Aug. 19, 2015 for U.S. Appl. No. 14/182,595; 21 Pages. |
Office Action dated Nov. 13, 2015 for U.S. Appl. No. 14/645,946; 34 Pages. |
Response to Office Action dated Nov. 13, 2015 for U.S. Appl. No. 14/645,946; Response filed on Mar. 11, 2016; 16 Pages. |
Notice of Allowance dated Apr. 29, 2016 for U.S. Appl. No. 14/645,946; 9 Pages. |
Office Action dated Jul. 6, 2016 for U.S. Appl. No. 14/645,946; 16 Pages. |
Office Action dated May 23, 2013 for U.S. Appl. No. 12/968,353; 8 Pages. |
Response to Office Action dated May 23, 2013 for U.S. Appl. No. 12/968,353; Response filed Jul. 18, 2013; 12 Pages. |
Notice of Allowance dated Aug. 5, 2013 for U.S. Appl. No. 12/968,353; 7 Pages. |
Honeywell, “3-Axis Digital Compass IC, HMC5883L;” Advanced Information; XP-002671326; Oct. 2010; 18 Pages. |
Texas Instruments, “Digital Temperature Sensor with I2C™ Interface;” Burr-Brown Products; TMP100,TMP101; XP-002671327; Jan. 2002—Revised Nov. 2007; Package Option Addendum dated Aug. 20, 2011; 19 Pages. |
SAE International, “Single Edge Nibble Transmission for Automotive Applications;” Surface Vehicle Information Report; SAE J2716 Jan. 2010; Issued Apr. 2007—Revised Jan. 2010; 56 Pages. |
Phillips Semiconductors , “The I2C Bus Specification;” Version 2.1; XP-002590803; Jan. 2000; 46 Pages. |
Texas Instruments, “TMS320x281x, 280x DSP Serial Peripheral Interface (SPI) Reference Guide;” Literature No. SPRU059B; XP-002369243; Issued Jun. 2002—Revised Nov. 2004; 50 Pages. |
Infineon Technologies, “TLE4998C User Programming Guide;” Application Note, Rev. 1.0, Feb. 2009; 30 Pages. |
“Peripheral Sensor Interface for Automotive Applications;” PSI5 Technical Specification, V1.3; Jul. 29, 2008; 47 Pages. |
Korean Office Action with English translation dated Jul. 19, 2016 for Korean Application No. 10-2013-7015958; 7 pages. |
German Office Action (with English Translation) dated May 18, 2015 corresponding to German Patent Application No. 112009004394.1; 33 Pages. |
PCT International Preliminary Report dated Aug. 23, 2016 corresponding to International Application No. PCT/US2015/011347; 7 Pages. |
Japanese Decision of Rejection dated Aug. 5, 2014 for Japanese Application No. JP 2012/526825; 2 pages. |
Japanese Decision of Rejection English Translation dated Aug. 5, 2014 for Japanese Application No. JP 2012/526825; 2 pages. |
Notice of Decision of Refusal dated Feb. 27, 2015 for Korean Application No. 10-2012-7007744; 7 pages. |
Response to Notice of Decision of Refusal filed Jan. 27, 2015 for Korean Application No. 10-2012-7007744; 21 pages. |
Appeal and Amendment with English Claims filed Dec. 3, 2014 for Japanese Application No. 2012-526825; 18 Pages. |
Divisional Application with English Claims filed Dec. 3, 2014 for Japanese Application No. 2014-244745; 34 pages. |
Response filed on Sep. 9, 2016, to Office Action dated Jul. 6, 2016; for U.S. Appl. No. 14/645,946; 16 pages. |
European Patent Office Communication Pursuant to Rules 161(1) and 162 EPC dated Sep. 16, 2016, 2 pages. |
Number | Date | Country | |
---|---|---|---|
20120131231 A1 | May 2012 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 12354891 | Jan 2009 | US |
Child | 13344959 | US |