The following simultaneously filed, coassigned patent applications are hereby incorporated herein by reference: U.S. Pat. No. 5,909,559 entitled BUS BRIDGE DEVICE INCLUDING DATA BUS OF FIRST WIDTH FOR A FIRST PROCESSOR, MEMORY CONTROLLER, ARBITER CIRCUIT AND SECOND PROCESSOR HAVING A DIFFERENT SECOND DATA WIDTH. U.S. patent application Ser. No. 08/833,153 entitled DATA TRANSFER CIRCUITRY, DSP WRAPPER CIRCUITRY AND IMPROVED PROCESSOR DEVICES, METHODS AND SYSTEMS, still pending. U.S. patent application Ser. No. 08/833,152 entitled COMPUTER PROCESSOR DRIVER METHODS, METHODOLOGY, DEVICES AND SYSTEMS, still pending. U.S. patent application Ser. No. 08/833,266 entitled PROCESSOR INTERFACE ENHANCEMENTS METHODS, METHODOLOGY, DEVICES AND SYSTEMS, still pending. The following coassigned U.S. patents, U.S. patent applications, and laid-open foreign analogs, are hereby incorporated herein by reference: U.S. patent application Ser. No. 08/823,257 filed Mar. 24, 1997 entitled PC CIRCUITS, SYSTEMS AND METHODS, now U.S. Pat. No. 5,987,590. U.S. Pat. No. 4,577,282 issued Mar. 18, 1986 entitled MICROCOMPUTER SYSTEM FOR DIGITAL SIGNAL PROCESSING. U.S. Pat. No. 4,912,636 issued Mar. 27, 1990 entitled DATA PROCESSING DEVICE WITH MULTIPLE ON CHIP MEMORY BUSES. U.S. Pat. No. 5,109,494 issued Apr. 28, 1992 entitled PASSIVE PROCESSOR COMMUNICATIONS INTERFACE. U.S. Pat. No. 5,586,275 issued Dec. 17, 1996 entitled DEVICES AND SYSTEMS WITH PARALLEL LOGIC UNIT OPERABLE ON DATA MEMORY LOCATIONS, AND METHODS. U.S. Pat. No. 5,471,592 issued Nov. 28, 1995 entitled MULTI-PROCESSOR WITH CROSSBAR LINK OF PROCESSORS AND MEMORIES AND METHOD OF OPERATION. U.S. Pat. No. 5,594,914 issued Jan. 14, 1997 entitled METHOD AND APPARATUS FOR ACCESSING MULTIPLE MEMORY DEVICES. U.S. Pat. No. 5,754,837 issued May 19, 1998 entitled CLOCK CONTROL CIRCUITS, SYSTEMS AND METHODS. U.S. Pat. No. 5,737,748 issued Apr. 7, 1998 entitled MICROPROCESSOR UNIT HAVING A FIRST LEVEL WRITE-THROUGH CACHE MEMORY AND A SMALLER SECOND-LEVEL WRITE-BACK CACHE MEMORY. U.S. patent application Ser. No. 09/012,813 filed Jan. 23, 1998 entitled MICROPROCESSOR, still pending.
Number | Name | Date | Kind |
---|---|---|---|
4839797 | Katori et al. | Jun 1989 | |
5230039 | Grossman et al. | Jul 1993 | |
5266941 | Akeley et al. | Nov 1993 | |
5499344 | Elnashar et al. | Mar 1996 | |
5535340 | Bell et al. | Jul 1996 | |
5546546 | Bell et al. | Aug 1996 | |
5548730 | Young et al. | Aug 1996 | |
5590128 | Maloney et al. | Dec 1996 | |
5590342 | Marisetty | Dec 1996 | |
5594882 | Bell | Jan 1997 | |
5603014 | Woodring et al. | Feb 1997 | |
5623647 | Maitra | Apr 1997 | |
5634114 | Shipley | May 1997 | |
5638525 | Hammond et al. | Jun 1997 | |
5802373 | Yates et al. | Sep 1998 |
Number | Date | Country |
---|---|---|
WO 9700533 | Jan 1997 | WO |
WO 9706486 | Feb 1997 | WO |
Entry |
---|
J. Peddie, “Focus—7 of 26 Stories”, Computer & Communications OEM Magazine, Nov. 1, 1996, pp. 49-53. |
A. MacLellan,“Challenge to Microsoft, SGI to License 8 for OpenGL”, Electronic News, Mar. 24, 1997. |
J. Yoshida, “Is DVD Becoming the TV/PC Bridge?”, Electronic Engineering Times, March 31, 1997, pp 103. |
Sigma Designs Bets 3D Chip will Prove Magic, Electronic News, Dec. 9, 1996. |
“Analog Devices Announces First One-Chip Solution for PC Sound and Communications” PR Newswire Nov. 19, 1996. |
P. Glaskowsky, “First Media Processors Reach the Market”, Microprocessor Report, Jan. 27, 1997, pp 10-15. |
A. Hierhager, “Web Videoconferencing Making Waves” Electronic Engineering Times, Nov. 18, 1996. |
P. Clarke, “Philips Rolls out Trimedia” EE Times, Mar. 10, 1997, pp 74. |
S. Oar, “Designers Find PC-Audio Path Strewn with Static”, EE Times, March 3, 1997. |
P. Glaskowsky, “Crystal SLIMD Speeds PCI Audio”, Microprocessor Report, Mar. 31, 1997, pp 13-15. |
T. Grimm et al, “Defining New Product Concepts and Architectures”, Productivity Products for the Mobile Professional, Jan.-Feb. 1997, pp 39, 46-48. |
P. Buckley et al, “Choosing a Platform Architecture for Cost Effective MPEG-2 Video Playback”, Intel, Apr. 1996, pp 3-17. |
T. Shanley et al, “Teleconferencing Performance Requirements”, PCI System Architecture, pp 14-17, 31,32,34, 1995. |
Chapter 5: “The Functional Signal Groups”, PCI System Architecture, pp 53-57. |
Chapter 6: “PCI Bus Arbitration”, PCI System Architecture, pp 78-88, 124-127. |
Chapter 11: “Interrupt-Related Issues”, PCI System Architecture, pp 209-216. |
Chapter 12: “Shared Resource Acquisition”, PCI System Architecture, pp 231-242. |
Chapter 13: “the 64-bit PCI Extension”, PCI System Architecture, pp 259-269. |
Chapter 15: “Intro to Configuration Address Space”, PCI System Architecture, pp 297-301. |
Chapter 17: “Configuration Registers”, PCI System Architecture, pp 329-351. |
Chapter 19: “PCI-to-PCI Bridge”, PCI System Architecture, pp 381-392. |
Chapter 21: “PCI Cache Support”, PCI System Architecture, pp 471-478,489. |
Chapter 23: “Overview of VL82C59x PCI Chipset”, PCI System Architecture, pp 505-516. |
L. Nederlof, “One-Chip TV”, 1996 IEEE International Solid-State Circuits Conference, pp 26-29. |
T. Mostad et al, “Designing a Low Cost, High Performance Platform for MPEG-1 Video Playback”, Intel Corporation, pp 38. |
A Tanenbaum, “Case Study 4: Mach”, Modern Operating Systems, pp 637-652, 660-680, 1992. |
F. Hady, “Efficient PCI Performance is no Mean Feat”, EE Times, Mar. 10, 1997, pp 104. |
Microsoft Corp. “Chapter 3 DirectSound” Version 4.04, Aug. 1996, pp 109. |