TREA

DIFFERENTIAL INPUT CLASS D AMPLIFIER

Follow

Information

  • Patent Application
  • 20080042743
  • Publication Number
    20080042743
  • Date Filed
    August 17, 2006
    18 years ago
  • Date Published
    February 21, 2008
    17 years ago
Information
Abstract
A differential input Class D audio power amplifier incorporating a differential error amplifier is introduced. In response of differential input signal, this differential error amplifier generates two error signals, which subsequently generates final output signal. This architecture makes it the effect of feedback signal error correction doubled, which helps in achieving good THD. In addition, input port of this architecture is also compatible with single-ended signal. A pop noise suppression technique for this differential input Class D audio power amplifier is also introduced.
Description

BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 is a block diagram showing the balanced transformer-less (BTL) Class D amplifier with feedback circuit according to the prior art;



FIG. 2 is a block diagram showing the difference amplifier according to the prior art;



FIG. 3 is a block diagram showing the differential input Class D amplifier with feedback circuit;



FIG. 4 is a block diagram showing the pulse modulator;



FIG. 5 is a block diagram showing common mode feedforward fully differential error amplifier;



FIG. 6 is a block diagram showing common mode feedback fully differential error amplifier;



FIG. 7
a is a block diagram showing the whole Class D power supply system, dc bias for individual blocks;



FIG. 7
b is a block diagram showing the second power supply, dc bias for individual blocks;



FIG. 8 is a block diagram showing the proper timing sequence of internal circuit bias voltages for the purpose of suppressing pop noise during power on condition.



FIG. 9 is a block diagram showing the proper timing sequence of internal circuit bias voltages for the purpose of suppressing pop noise during power off condition.





It will be recognized that some or all of the Figures are schematic representations for purposes of illustration and do not necessarily depict the actual relative sizes or locations of the elements shown.


DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Differential Input Class D Amplifier

Referring to FIG. 3, a differential input Class D amplifier with feedback circuit according to the present invention is shown. The negative differential input signal is applied to input buffer 201 and the positive differential input signal is applied to input buffer 202. Input buffer 201 and input buffer 202 are to minimize the input referred noise level, which in consequence minimizes the output noise level. Input buffer 201 and input buffer 202 generate first input signal 283 and second input signal 284 respectively. First input signal 283 and second input signal 284 are applied to negative input and positive input of fully differential error amplifier 280 respectively.


Fully differential error amplifier 280 is shown in FIG. 2. One of its features is that either first error signal or second error signal is generated in response to the differential input signal and the differential output signal. Such a topology makes the effect of feedback signal error correction doubled, which helps in achieving good THD.


The function of fully differential error amplifier 280 is first explained. In response to first input signal 283, first output signal 229, second input signal 284 and second output signal 230, fully differential error amplifier 280 generates first error signal 281. In response to second input signal 284, second output signal 230, first input signal 283 and first output signal 229, fully differential error amplifier 280 generates second error signal 282.


Referring to FIG. 4, waveform generator 210 generates first waveform 215 and second waveform 216. First waveform 215 and second waveform 216 have a fixed phase difference. This fixed phase difference is intended to achieve good THD at final output terminal.


Referring to FIG. 4, pulse modulator 250 comprises a first modulating circuit 221, which generates first pulse signal 235 by comparing first error signal 281 with first waveform 215 and a second modulating circuit 222, which generates second pulse signal 236 by comparing second error signal 282 with first waveform 216.


Referring to FIG. 4, first pulse signal 235 is applied to Driver and Output Stage 225, which subsequently generates first output signal 229. Second pulse signal 236 is applied to Driver and Output Stage 226, which subsequently generates second output signal 230. First output signal 229 and second output signal 230 drives load 231 via Output Filter 260 or drives load 231 directly.


Fully Differential Error Amplifier

The circuit implementation of fully differential error amplifier 280 varies. Fully differential error amplifier 280 can be implemented in either common mode forward type or common mode feedback type.


First Embodiment

The first embodiment of a fully differential error amplifier is shown in FIG. 5, which is common mode feedforward fully differential error amplifier 2801. Operational amplifier 296, 297 are included in common mode feedforward fully differential error amplifier 2801 to cater for negative differential input signal and positive differential input signal respectively. R1287 is placed between first input signal 283 and negative input terminal of operational amplifier 296. SW1291 and R1288 are connected in series. The other end of SW1291 is connected to first input signal 283. The other end of R1288 is connected to positive input terminal of operational amplifier 296. R2285 is connected between positive input terminal of operational amplifier 296 and a reference voltage, first bias voltage 603. Network Z2294 is connected between negative input terminal of operational amplifier 296 and output terminal of operational amplifier 295. R1289 is placed between second input signal 284 and positive input terminal of operational amplifier 297. SW1293 and R1290 are connected in series. The other end of SW1293 is connected to second input signal 284. The other end of R1290 is connected to negative input terminal of operational amplifier 297. R2286 is placed between positive input terminal of operational amplifier 297 and a reference voltage, first bias voltage 603. Network Z2295 is placed between negative input terminal of operational amplifier 297 and output terminal of operational amplifier 297. SW1292 is placed in series between positive input terminal of operational amplifier 296 and positive input terminal of operational amplifier 297. Feedback network Z1223 is connected to negative input terminal of operational amplifier 296. Feedback network Z1224 is connected to negative input terminal of operational amplifier 297. Output terminal of operational amplifier 296 is first error signal 281. Output terminal of operational amplifier 297 is second error signal 282. In BTL mode, SW1291, SW1292 and SW1293 are closed. In OTL mode, SW1291, SW1292 and SW1293 are open. Common mode feedforward fully differential error amplifier 2801 has a symmetrical structure. Feedback signal from feedback network Z1224 and second input signal 284 are able to propagate to the positive input terminal of operational amplifier 296, which work together with feedback signal from feedback network Z1223 and first input signal 283 to produce an error reduced signal first error signal 281. Feedback signal from feedback network Z1223 and first input signal 283 are able to propagate to the positive input terminal of operational amplifier 297, which work together with feedback signal from feedback network Z1224 and second input signal 284 to produce an error reduced signal second error signal 282. In common mode feedforward fully differential error amplifier, a reference voltage first bias voltage 298 determines the common mode dc level of first error signal and second error signal, which then set common mode dc level of first output signal 283 and second output signal 284 to a predetermined value.


Second Embodiment

The second embodiment of a fully differential error amplifier is shown in FIG. 6, which is common mode feedback fully differential error amplifier 2802. Fully differential amplifier 2960 is included in common mode feedback fully differential error amplifier 2802 to cater for negative differential input signal and positive differential input signal respectively. R32870 is placed between first input signal 283 and positive input terminal of fully differential amplifier 2960. Network Z2294 is placed between negative input terminal of fully differential amplifier 2960 and output terminal of fully differential amplifier 2960. Network 72295 is placed between negative input terminal of fully differential amplifier 2960 and positive output terminal of fully differential amplifier 2960. Feedback network Z1223 is connected to negative input terminal of fully differential amplifier 2960. Feedback network Z1224 is connected to negative input terminal of fully differential amplifier 2960. Negative output terminal of fully differential amplifier 2960 is first error signal 281. Positive output terminal of fully differential amplifier 2960 is second error signal 282. Common mode feedback fully differential error amplifier 2802 has a symmetrical structure. Feedback signal from feedback network Z1224 and second input signal 284 are able to propagate to the positive input terminal of fully differential amplifier 2960, which work together with feedback signal from feedback network Z1223 and first input signal 283 to produce an error reduced signal first error signal 281. Feedback signal from feedback network Z1223 and first input signal 283 are able to propagate to the negative input terminal of fully differential amplifier 2960, which work together with feedback signal from feedback network Z1224 and second input signal 284 to produce an error reduced signal second error signal 282. In common mode feedback fully differential error amplifier, common mode feedback circuitry determines the common mode dc level of the fully differential error amplifier.


Pop Noise Suppression

The power supply system and dc bias for individual blocks are illustrated in FIG. 7a. The Class D circuit is a dual power supply system. Second power supply 602 is low voltage power supply, which is to supply power to circuit blocks with low operating voltage. First power supply 601 is high voltage power supply, which is to supply power to output stage so that efficient power is delivered to load. As shown in FIG. 7b, second power supply 602 is an internal generated voltage by first power supply 601. With this arrangement, the dual power supply system can be viewed as a single power supply system. In a single power supply system, it is easy to control the timing sequence of every dc bias and ramping signal with internal time delay circuits and internal logic control signals. As shown in FIG. 7a and FIG. 7b, with first power supply 601 in power on state, after logic control STB 605 selects standby off mode, the whole Class D system is operating in dc bias mode. First bias voltage 603 is charged up to provide dc bias voltage for output stage. Second bias voltage 604 is charged up to provide dc bias voltage for blocks with lower operating voltage. ENABLE 606 is turned on and SW4700 is closed when first bias voltage 603 is charged up to a predetermined voltage VA 607. Upon the turning on of ENABLE 606, driver and output stage 225 and 226 start switching.



FIG. 8 shows the proper timing sequence of internal circuit bias voltages for the purpose of suppressing pop noise during power on condition. First power supply 601 is powered on. However, since logic control STB 605 is selecting standby on mode, no internal circuit is operating. At time t1, logic control STB 605 selects standby off mode. Second power supply 602 and second bias voltage 604 both start to rise. Second bias voltage 604 is charged up to half of second power supply 602 voltage at a slower speed in comparison to second power supply 602 rising speed. At time t2, second power supply 602 is first fully charged up to the designed voltage, which supplies power for all lower operating voltage circuit blocks. At time t2, first waveform 215 is generated by waveform generator 210. At time t2, first bias voltage 603 starts to rise at a much slower speed in comparison to second bias voltage 604 rising speed. At time t3, first bias voltage 603 rises to a predetermined voltage VA 607. ENABLE 606 is then turned on, which in consequence enable driver and output stage 225 and 226 start to switch. Since at time t3 first bias voltage 603 reaches a predetermined voltage VA 607, the whole Class D system with feedback is able to work normally, therefore no buzz noise or pop noise is generated.



FIG. 9 shows the proper timing sequence of internal circuit bias voltages for the purpose of suppressing pop noise during power off condition. For easy illustration, easy circuit design and easy explanation, it is shown in FIG. 9 that the timing sequence of internal circuit bias voltages are in reverse relationship as that of internal circuit bias voltages in FIG. 8.


Having described the above embodiment of the invention, various alternations, modifications or improvement could be made by those skilled in the art. Such alternations, modifications or improvement are intended to be within the spirit and scope of this invention. The above description is by ways of example only, and is not intended as limiting. The invention is only limited as defined in the following claims.

Claims
  • 1. A Class D audio amplifier comprising: a differential error amplifier generating a first error signal and a second error signal, wherein said first error signal is a function of first input signal, first output signal, second input signal and second output signal, and wherein said second error signal is a function of second input signal, second output signal, first input signal and first output signal;a waveform generator generating a first waveform and a second waveform, wherein said second waveform is at certain phase difference to said first waveform;a pulse modulation circuit generating first pulse signal and second pulse signal, wherein said first pulse signal is a function of said first error signal and said first waveform, and wherein said second pulse signal is a function of said second error signal and said second waveform;a first driver and output stage generating said first output signal as a function of said first pulse signal;a second driver and output stage generating said second output signal as a function of said second pulse signal.
  • 2. As specified in claim 1, said pulse modulation circuit is a pulse width modulated type pulse modulation circuit or other types of pulse modulation circuit.
  • 3. As specified in claim 1, said first input signal and said second input signal can be either a pair of differential signal or one single ended signal, wherein one single ended signal can be first input signal or second input signal.
  • 4. As specified in claim 1, said first output signal and said second output signal can be connected across a load directly or through an output filter.
  • 5. As specified in claim 1, said differential error amplifier can be implemented by common mode feedforward or common mode feedback or common mode feedback plus common mode feedforward architecture.
  • 6. As specified in claim 5, said common mode feedback differential error amplifier control the output common mode dc level of said common mode feedback differential error amplifier by a common mode feedback circuitry.
  • 7. As specified in claim 5, said common mode feedforward differential error amplifier sets the output common mode dc level of the said first output signal and said second output signal to a predetermined value in response to a reference voltage or current.
  • 8. As specified in claim 5, said common mode feedback plus common mode feedforward architecture is implemented by said common mode feedback and said common mode feedforward architecture.
  • 9. A method of amplifying an electrical signal comprising: forming a first digital signal, and wherein said first digital signal is in response of first input signal, first output signal, second input signal, and second output signal;forming a second digital signal, and wherein said second digital signal is a function of said second input signal, said second output signal, said first input signal and said first output signal;generating said first output signal in response of said first digital signal;generating said second output signal in response of said second digital signal;combining first output signal and second output signal, and forming an amplified representation of the electrical signal.
  • 10. As specified in claim 9, said first input signal and said second input signal can be either a pair of differential signal or one single ended signal, wherein one single ended signal can be first input signal or second input signal.
  • 11. As specified in claim 9, said first output signal and said second output signal can be connected across a load directly or through an output filter.
  • 12. A method of providing an amplified representation of an input signal comprising: generating a first waveform;generating a second waveform;generating a first error signal, wherein said first error signal is a function of first input signal, first output signal, second input signal and second output signal;generating a second error signal, wherein said second error signal is a function of said second input signal, said second output signal, said first input signal and said first output signal;comparing instantaneous values of said first waveform to instantaneous values of said first error signal and forming first pulse signal;comparing instantaneous values of said second waveform to instantaneous values of said second error signal and forming second pulse signal;subtracting said second pulse signal from said first pulse signal and providing the result as final output.
  • 13. As specified in claim 12, said first input signal and said second input signal can be either a pair of differential signal or one single ended signal, wherein one single ended signal can be first input signal or second input signal.
  • 14. As specified in claim 12, said final output is connected across a load directly or through an output filter.
  • 15. A Class D audio amplifier comprising: a differential error amplifier generating a first error signal and a second error signal, wherein said first error signal is a function of first input signal, first output signal, second input signal and second output signal, and wherein said second error signal is a function of second input signal, second output signal, first input signal and first output signal;a pulse modulation circuit generating first pulse signal and second pulse signal, wherein said first pulse signal is a function of said first error signal and a first dc reference voltage, and wherein said second pulse signal is a function of said second error signal and a second dc reference voltage;a first driver and output stage generating said first output signal as a function of said first pulse signal;a second driver and output stage generating said second output signal as a function of said second pulse signal.
  • 16. As specified in claim 15, said pulse modulation circuit is a self oscillating type or pulse density modulation type.
  • 17. As specified in claim 15, said first input signal and said second input signal can be either a pair of differential signal or one single ended signal, wherein one single ended signal can be first input signal or second input signal.
  • 18. As specified in claim 15, said first output signal and said second output signal can be connected across a load directly or through an output filter.
  • 19. As specified in claim 15, said differential error amplifier is implemented by common mode feedforward architecture.
  • 20. As specified in claim 15, said common mode feedforward differential error amplifier sets the output common mode do level of the said first output signal and said second output signal to a predetermined value in response to a reference voltage or current.
  • 21. A method of providing an amplified representation of an input signal comprising: generating a first error signal, wherein said first error signal is a function of first input signal, first output signal, second input signal and second output signal;generating a second error signal, wherein said second error signal is a function of said second input signal, said second output signal, said first input signal and said first output signal;comparing instantaneous values of said first error signal to a reference dc voltage and forming first pulse signal;comparing instantaneous values of said second error signal to said reference do voltage and forming second pulse signal;subtracting said second pulse signal from said first pulse signal and providing the result as final output.
  • 22. A Class D audio amplifier means comprising: a differential error amplifier means generating a first error signal and a second error signal, wherein said first error signal is a function of first input signal, first output signal, second input signal and second output signal, and wherein said second error signal is a function of second input signal, second output signal, first input signal and first output signal;a waveform generator means generating a first waveform and a second waveform, wherein said second waveform is at certain phase difference to said first waveform;a pulse modulation means generating first pulse signal and second pulse signal, wherein said first pulse signal is a function of said first error signal and said first waveform, and wherein said second pulse signal is a function of said second error signal and said second waveform;a first driver and output stage means generating said first output signal as a function of said first pulse signal;a second driver and output stage means generating said second output signal as a function of said second pulse signal.a load means across said first output signal and said second output signal.
  • 23. A method for pop noise suppression during amplifier startup comprising: Generating a second power supply, a second bias voltage and a first bias voltage in response of a first power supply voltage, wherein said second power supply is firstly charged up to the designed stable voltage and wherein said second bias voltage is secondly charged up to the designed stable voltage and wherein said first bias voltage is lastly charge up to the designed stable voltage;Generating a control logic in response of a first bias voltage, wherein said control logic is turned on when said first bias voltage is charged up to a predetermined voltage;Enabling output to start switching in response of the turning on of said control logic.
  • 24. As specified in claim 23, said first power supply is higher than said second power supply;
  • 25. As specified in claim 23, said first bias voltage is to determine the output dc bias voltage;
  • 26. As specified in claim 23, said second bias voltage is to determine the dc bias voltage of internal blocks which are power supplied by said second power supply;
  • 27. As specified in claim 23, said control logic is turned on when said first bias voltage is sufficient high so that dc offset voltage at differential output has been sufficiently built up;
  • 28. As specified in claim 23, said control logic is turned on when said first bias voltage is not completed charged up to designed stable voltage so that the whole Class D system, whose internal blocks are dc biased by said first bias voltage and second bias voltage, is still able to operate normally.