Differential Sense Amplifier

Abstract

A differential sense amplifier can perform data sensing using a very low supply voltage.

Description

TECHNICAL FIELD

This specification generally relates to data sensing.

BACKGROUND

Sense amplifiers can be used to sense a value of a bit stored in a memory cell of a memory structure. A memory structure can include an array of memory cells. Examples of memory structures include electrically erasable programmable read-only memory (EEPROM), flash memory, and dynamic random access memory (DRAM). Conventional sense amplifiers can be based on differential amplifier architectures. Conventional sense amplifiers compare current from a selected memory cell to current from a reference cell. For example, the reference cell can be a reference memory cell from an array of reference memory cells. As another example, the reference cell can be a dummy bitline, analogous to a standard bitline, with a reference current.

Modern trends show memories using smaller and smaller supply voltages. For example, modern flash memories typically use a 1.2V supply voltage. As memories use less and less power, the difficulty of sensing can increase. To ensure proper sensing, the ratio of the current from a selected memory cell to the current from a reference cell must be high to account for process variations in the memory and reference cells and impacts of memory cycling on the memory cells.

SUMMARY

A differential sense amplifier can perform data sensing using a very low supply voltage (e.g., VDD≦1.2V).

Particular embodiments of the subject matter described in this specification can be implemented to realize one or more of the following advantages: (i) a differential sense amplifier can be used for very low voltage applications due to a precharged bitline close to a supply voltage; (ii) a differential sense amplifier operates at an increased speed due to an amplifier subcircuit and a latch subcircuit; and (iii) a differential sense amplifier operates with increased precision and control of a current trip point due to a differential structure.

The details of one or more embodiments of the subject matter described in this specification are set forth in the accompanying drawings and the description below. Other features, aspects, and advantages of the subject matter will become apparent from the description, the drawings, and the claims.

DESCRIPTION OF DRAWINGS

FIG. 1 is a conceptual block diagram of an example differential sense amplifier.

FIG. 2 is a conceptual block diagram of an example comparator.

FIG. 3 is a schematic diagram of an example differential sense amplifier circuit.

FIG. 4 is a schematic diagram of an example bias circuit.

FIG. 5 is a conceptual block diagram of an example memory.

Like reference symbols in the various drawings indicate like elements.

DETAILED DESCRIPTION

Overview

FIG. 1 is a conceptual block diagram of an example differential sense amplifier 100. The differential sense amplifier 100 can have a structure of a transimpedance comparator. The differential sense amplifier 100 can include a first transimpedance amplifier 110, a first transconductance amplifier 120, a second transimpedance amplifier 130, a second transconductance amplifier 140, and a comparator 150 (e.g., a latch comparator).

The differential sense amplifier 100 can be used to sense a current variation from a memory cell (e.g., a current Icell) by comparing the current variation on a bitline to a current variation from a reference cell (e.g., a current Iref), on a reference bitline, for example.

The first transimpedance amplifier 110 can convert a first current variation (e.g., a current Ie) into a first voltage variation (e.g., a voltage Vf). The first transimpedance amplifier 110 can be coupled to a feedback loop that includes the first transconductance amplifier 120. The first transconductance amplifier 120 can convert the first voltage variation into a first feedback current variation (e.g., If) by an equivalent impedance of the first transconductance amplifier 120 (e.g., an equivalent impedance 1/gm). The first feedback current variation can be injected into the bitline to precharge the bitline.

The second transimpedance amplifier 130 can convert a second current variation (e.g., a current Ieref) into a second voltage variation (e.g., a voltage Vref). The second transimpedance amplifier 130 can be coupled to a feedback loop that includes the second transconductance amplifier 140. The second transconductance amplifier 140 can convert the second voltage variation into a second feedback current variation (e.g., Ifref) by an equivalent impedance of the second transconductance amplifier 140 (e.g., an equivalent impedance 1/gm). The second feedback current variation can be injected into the reference bitline.

In summary, a differential input current (e.g., Icell−Iref) can be converted into a differential voltage (e.g., Vf−Vref). The comparator 150 can receive the differential voltage and amplify the differential voltage to produce output voltages (e.g., a voltage out, and a complementary voltage outn).

FIG. 2 is a conceptual block diagram of an example comparator 200 (e.g., the comparator 150 of FIG. 1). The comparator 200 includes an amplifier 210 (e.g., a high speed pre-amplifier) and a latch 220. In some implementations, the amplifier 210 can receive the differential voltage (Vf−Vref) and amplify the differential voltage to produce an amplified output voltage (e.g., Vr). The amplifier 210 can be, for example, a high speed, low offset amplifier with a moderate gain. For example, the gain can be 5, the offset can be 5 mV, and the high speed can be characterized by a bandwidth greater than 100 MHz.

The latch 220 can receive the amplified output voltage and further amplify the voltage to produce the output voltages (out, and complementary outn). In some implementations, the latch 220 can be high speed. For example, the latch 220 can be high speed (e.g., transient response times from 2 to 10 nanoseconds) with a built-in positive feedback. In some implementations, the comparator 220 can have a different architecture.

In some implementations, the comparator 200 can receive the differential voltage (Vf−Vref) without pre-amplification by the amplifier 210. In some implementations, the comparator 200 is a simple comparator without a latch. Other implementations are possible.

Example Circuit

FIG. 3 is a schematic diagram of an example differential sense amplifier circuit 300 (e.g., the differential sense amplifier 100 of FIG. 1). The differential sense amplifier circuit 300 includes a first transimpedance/transconductance amplifier subcircuit 310 (e.g., the first transimpedance amplifier 110 and the first transconductance amplifier 120 of FIG. 1), a second transimpedance/transconductance amplifier subcircuit 320 (e.g., the second transimpedance amplifier 130 and the second transconductance amplifier 140 of FIG. 1), an amplifier subcircuit 330 (e.g., a pre-amplifier), and a latch subcircuit 340. For example, the comparator 150 of FIG. 1 can include the amplifier subcircuit 330 and the latch subcircuit 340. The differential sense amplifier circuit 300 can precharge a bitline (e.g., bitline of 310, and bitlineref of 320) to a voltage (e.g., Vbitline, and Vbitlineref) that is close to a supply voltage VDD. For example, Vbitline can be precharged to a voltage (VDD−Vdsp_P0), where Vdsp_o is equal to the saturation drain to source voltage of P0 (e.g., 200 mV). Precharging Vbitline to a value close to VDD provides sufficient current through the bitline for proper current sensing.

The first transimpedance/transconductance amplifier subcircuit 310 includes a first transimpedance amplifier (e.g., the first transimpedance amplifier 110) and a first transconductance amplifier (e.g., the first transconductance amplifier 120). The first transimpedance amplifier includes a p-channel metal-oxide-semiconductor field-effect transistor (pMOSFET) P1 and an n-channel metal-oxide-semiconductor (NMOS) field-effect transistor (nMOSFET) N1. The first transconductance amplifier includes a pMOSFET P0.

The first transimpedance amplifier can be coupled to a bitline (e.g., bitline for a current (cell). The first transimpedance amplifier converts a first current variation (Icell) into a voltage variation (Vf) with a gain equivalent to a resistor rds_N1.

The first transconductance amplifier can be coupled to the first transimpedance amplifier to provide voltage-current feedback. The first transconductance amplifier converts the voltage variation Vf into a variation of a drain to source current of P0 (I_P0) with a gain equivalent to the transconductance of P0 (gm_P0).

The second transimpedance/transconductance amplifier subcircuit 320 includes a second transimpedance amplifier (e.g., the second transimpedance amplifier 130) and a second transconductance amplifier (e.g., the second transconductance amplifier 140). The second transimpedance amplifier includes a pMOSFET P1 ref and a nMOSFET N1 ref. The second transconductance amplifier includes a pMOSFET P0ref.

The second transimpedance amplifier can be coupled to a reference bitline (e.g., bitlineref for a current Iref). The second transimpedance amplifier converts a second current variation (Iref) into a voltage variation (Vfref) with a gain equivalent to a resistor rds_N1ref.

The second transconductance amplifier can be coupled to the second transimpedance amplifier to provide voltage-current feedback. The second transconductance amplifier converts the voltage variation Vfref into a variation of current I_P0ref with a gain equivalent to the transconductance gm_P0ref.

In some implementations, the first transimpedance/transconductance amplifier subcircuit 310 and the second transimpedance/transconductance amplifier subcircuit 320 can be coupled to the amplifier subcircuit 330. The voltage variations Vf and Vfref are amplified by the gain of the amplifier subcircuit 330. In some implementations, the amplifier subcircuit 330 (e.g., a pre-amplifier) can be coupled to the latch subcircuit 340. The latch subcircuit 340 can be used to determine if a selected memory cell is on or off, as will be described later in the section “Current Sensing”. In some implementations, the voltages Vbp, Vbn, and Vbaop are provided by a bias circuit.

FIG. 4 is a schematic diagram of an example bias circuit 400. The bias circuit 400 includes pMOSFETs Pb0, Pb1, Pb2. The bias circuit 400 also includes nMOSFETs Nb0, Nb1, and Nb2.

In some implementations, Pb0 and Nb0 can generate a biasing current for the transimpedance/transconductance subcircuits (310 and 320) of the differential sense amplifier 300 and the amplifier subcircuit 330. Pb0 is coupled to a node onn of an external device (e.g., a memory controller). A voltage applied at node onn can enable and disable the differential sense amplifier circuit 300. For example, if the onn node is set to a high voltage (e.g., VDD), then there is no bias current in the differential sense amplifier circuit 300 (e.g., Vo1=Vo2=0V). If onn is set to a low voltage (e.g., substantially close to 0V), then the differential sense amplifier circuit 300 starts precharging at the node bitline (and bitlineref) and current flows through P0 (and P0ref).

Pb0 and Nb0 can generate a bias current, Ibias, if the differential sense amplifier circuit 300 is enabled. Nb0, Nb1, Nb2 form a current mirror for the biasing current Ibias. Pb1 and Nb1 generate the biasing voltage at Vbaop. Pb2 and Nb2 generate the biasing voltage at Vbp.

The differential sense amplifier circuit 300 can also be constructed using other solid state circuit elements or device configurations that take into account fundamental thermal characteristics of voltage or current generation of the electronic components in the bias circuit 400. In some implementations, the bias circuit 400 can include elements or configurations having complementary to absolute temperature (CTAT) characteristics. In some implementations, the bias circuit 400 can include elements or configurations having proportional to absolute temperature (PTAT) characteristics.

Current Sensing

Referring to FIG. 3 and FIG. 4, the bias circuit 400 can generate Ibias for the first transimpedance/transconductance amplifier subcircuit 310 and the second first transimpedance/transconductance amplifier subcircuit 320 by setting the biasing current at N1 and N1 ref, respectively. In particular, the bias circuit 400 can generate the biasing voltage at Vbn using the current mirror for the biasing current Ibias.

The differential sense amplifier circuit 300 can receive electrical power from a supply voltage. In some implementations, the supply voltage, VDD, can be less than 1.5V. In some implementations, the supply voltage can be less than 1.2V. The differential sense amplifier circuit 300 can precharge the bitline (and the reference bitline) to clamped precharge voltages and sense Icell (and Iref) to determine whether a selected memory cell is enabled.

For example, the differential sense amplifier circuit 300 can precharge Vbitline close to VDD (e.g., VDD−Vds_P0, where Vds_P0 is drain to source voltage of P0). As an illustrative example, suppose Vbitline is less than the clamped value. If Vbitline=0V, then the first transimpedance/transconductance subcircuit 310 outputs 0V at Vf. In the example, P1 is off if Vbitline=0V, and the voltage at Vf is set to 0V by N1. A precharge current flows through P0 (I_P0) to precharge a bitline capacitor (not shown). I_P0 can be directly related to a source to gate voltage of P0 (Vsg_P0). For example, I_P0 can be decreased when Vsg_P0 is decreased. Vbitline increases when I_P0 flows.

In the example, P1 can be turned on when Vsg_P1 is greater than a voltage threshold (Vt_P1). After P1 is turned on, the first transimpedance/transconductance subcircuit 310 can increase the output voltage at Vf. As the voltage at Vf increases, Vsg_P0 decreases. Thus, the precharge current I_P0 also decreases. Precharge of the bitline can complete when I_P0=I_P1=Ibias.

If Icell=0, then I_P1 and I_N1 can be approximately equal to I_P0. As discussed above, Nb0, Nb1, Nb2, and N1 are current mirrors of Ibias, so I_P1 can be approximately equal to Ibias. The clamped Vbitline can depend on factors including a size of P1 and the voltage at Vbp. A maximum Vbitline can be a difference between VDD and the saturated drain-source voltage of P0 (V_ds,sat).

The reference bitline (bitlineref) of the second transimpedance/transconductance subcircuit 320 can be precharged in a similar manner.

The latch subcircuit 340 can be activated and deactivated by a signal latch and a complementary signal latchn. For example, latch can be a command voltage at switches S3, S4, S5, and S7. As another example, latchn can be a complementary command voltage at switches S1, S2, S6, and S8. In some implementations, the signals latch and latchn can be generated by a delay circuit. In some implementations, the signals latch and latchn can be generated by a dummy bitline. Other implementations are possible.

When the latch subcircuit 340 is not activated (e.g., the latch is off), the latch subcircuit 340 can be biased depending on the state of the selected memory cell (e.g., on or off).

If the memory cell is off (e.g., Icell <Iref), I_P0 is equal to Ibias. The current flowing through POref is (Ibias+Iref). The voltages at Vf and Vfref depend on the sizing of P0 and P0ref, respectively. For example, if the sizing of P0 and P0ref is the same, then Vref<Vfref. The difference between Vref and Vfref can be amplified by the amplifier subcircuit 330. Because Vo1 equals Vx1 and Vo2 equals Vx2 in this example, the amplifier subcircuit 330 generates a negative differential voltage at the input of the latch subcircuit 340 (e.g., Vx1−Vx2).

If the memory cell is on (e.g., Icell >Iref), I_P0 is equal to (Ibias+Icell) due to the negative voltage-current feedback, and Vbitline is maintained (e.g., substantially constant). Vf decreases to become less than Vfref. The difference between Vref and Vfref can be amplified by the amplifier subcircuit 330. The amplifier subcircuit 330 generates a positive differential voltage at the input of the latch subcircuit 340 (e.g., Vx1−Vx2).

When the latch subcircuit 340 is activated (e.g., the latch is on), a differential voltage (Vx1−Vx2) can be amplified by positive feedback in the latch subcircuit 340. (Vx1−Vx2) can be positive or negative depending on the state of the selected memory cell. The output out can be set to 0 if a selected memory cell is off. The output out can be set to VDD if the selected memory cell is on.

In summary, the differential sense amplifier 300 can be turned off by setting onn in the bias circuit 400 high and latchn in the latch subcircuit 340 low. Accordingly, the switches (e.g., S7, S8) and inverter (e.g., INV2) in the latch subcircuit 340 set the output low. Alternatively, the differential sense amplifier 300 can be turned on by setting onn in the bias circuit 400 low. When the differential sense amplifier 300 is on, bitline and bitlineref can be precharged by I_P0 and I_P0ref, respectively.

When the selected memory cell is off (e.g., ‘0’ is stored in a selected memory cell of a memory cell array 510 of FIG. 5), I_P0 is equal to Ibias, and I_P0ref is equal to (Ibias+Iref). Therefore, Vf>Vfref and Vo1<<Vo2. When the latch subcircuit 340 is activated, Vx1 goes low and Vx2 goes high, so the output out is set at 0V to indicate that the selected memory cell is off.

When a selected memory cell is on (e.g., ‘1’ is stored in a selected memory cell of a memory cell array 510 of FIG. 5), I_P0 is equal to (Ibias+Icell), and I_P0ref is equal to (Ibias+Iref). Therefore, Vf<Vfref and Vo1>>Vo2. When the latch subcircuit 340 is activated, Vx1 goes high and Vx2 goes low, so the output out is set to VDD to indicate that the selected memory cell is on.

Modeling

Sizing of the elements of the differential sense amplifier 300 can be determined by calculating a bitline precharge value (e.g., Vbitline) for target performance characteristics. The target performance characteristics can include, but are not limited to, a target current trip point, access time, and power usage.

In some implementations, the clamped Vbitline can be related to a polarization of a loop formed by P1, N1, and P0. For example, I_P0 stops when I_P0=I_P1=Ibias. I_P0=I_P1=Ibias occurs when P0, P1, and N1 are in saturation region. For example,

$I_{P1}=\mathrm{Ibias}=\frac{K_p}{2}{\frac{W}{L}}_{P1}{\left(V_{\mathrm{bitline}}-\mathrm{Vbp}-{\mathrm{Vt}}_{P1}\right)}^2;$

where K_p is a p-type device manufacturing process gain factor, W is a width, and L is the length of the device P1. By solving the above equation, the clamped Vbitline can be expressed as:

$V_{\mathrm{bitline}}=\sqrt{\frac{2·\mathrm{Ibias}}{K_p·{\frac{W}{L}}_{P1}}}+\mathrm{Vbp}+{\mathrm{Vt}}_{P1}.$

In the example, Ibias and Vbp are maintained by the bias circuit 400. In some implementations, P0 operates at saturation when the precharge operation stops. Such a condition can be described by the expressions:

V _bitline =VDD−|Vds _sat|_P0, and

VDD−V _bitline ≧VDD−Vf−|Vt _P0|.

By solving the above equations for Vbitline, a relationship between Vbitline, Vf and Vt_P0 can be expressed as:

$V_{\mathrm{bitline}}\le \mathrm{Vf}+{\mathrm{Vt}}_{P0},\mathrm{where}\mathrm{Vf}=\mathrm{VDD}-\sqrt{\frac{2·\mathrm{Ibias}}{K_p·{\frac{W}{L}}_{P0}}}+{\mathrm{Vt}}_{P0}.$

As shown in the above equations, the clamped precharge voltage Vbitline depends on a size of P1, Ibias, and the voltage Vbp. The clamped precharge voltage can be produced at a voltage level within one transistor voltage drop of the supply voltage VDD. For example, the differential sense amplifier circuit 300 can precharge Vbitline to a voltage close to (VDD−100 mV).

Because the clamped Vbitline is close to VDD, the differential sense amplifier circuit 300 can be used in low supply voltage (e.g., low VDD) applications. Current sensing depends on the ratio of Icell to Iref. Icell depends on the clamped Vbitline. As the clamped Vbitline increases to a value close to VDD, Icell also increases, making it easier to sense Icell. In low supply voltage applications, if the clamped Vbitline is not close to VDD, Icell can be decreased, increasing the difficulty of sensing Icell. In addition, as Icell decreases, the current sensing can become more susceptible to noise, for example.

A voltage variation can be created at Vf that is a function of Icell, while maintaining a substantially constant Vbitline. The voltage variation at Vf can be expressed as:

$\mathrm{Vf}=\frac{{\mathrm{rds}}_{N1}}{1+{\mathrm{gm}}_{P0}·{\mathrm{rds}}_{N1}}·\mathrm{Icell};$

where the resistor rds_N1 represents the gain of the transimpedance amplifier (P1 and N1), and gm_P0 represents the gain of the transconductance amplifier (P0).

If gm_P0·rds_N1>>1, then Vf can be expressed as:

Vf≈1/gm_P0·Icell.

Thus, an I_P0 variation can be expressed as:

i _P0 =gm _P0 ·Vf=Icell.

Therefore, Vbitline is maintained by the voltage variation at Vf.

The trip point of the differential sense amplifier 300 depends on the reference current (Iref). For example, Iref can be fixed by a reference memory cell, where Icell_th=Iref.

Before the latch subcircuit 340 is activated, the differential gain of the amplifier subcircuit 330 can be represented by the expression:

$\mathrm{Vo}1-\mathrm{Vo}2=A\left(\mathrm{Vfref}-\mathrm{Vf}\right)=\frac{{\mathrm{gm}}_{P2}}{{\mathrm{gm}}_{N2}}\left(\mathrm{Vfref}-\mathrm{Vf}\right);$

where A is the gain of the amplifier subcircuit 330, gm_P2 is the transconductance of P2, and gm_N2 is the transconductance of N2. Although the gain of the amplifier subcircuit 330 can be small, the amplifier subcircuit 330 can have a high bandwidth. For example, A can be less than 10, and the bandwidth can be greater than 100 MHz.

The second transimpedance/transconductance amplifer subcircuit 320 operates in a similar manner.

The differential gain of the latch subcircuit 340 (e.g., a discrete time comparator) can be represented by the expression:

$\mathrm{vout}\left(t\right)=\left(\mathrm{Vx}1-\mathrm{Vx}2\right)\left(t\right)=\left(\mathrm{Vo}1-\mathrm{Vo}2\right)·{}^{\frac{\mathrm{gm}·t}{C}};$

where C is a capacitance and gm is a transconductance.

The gain can be high and the transient response can be very fast because the latch subcircuit 340 receives a differential voltage (Vo1−Vo2) at the input of the latch subcircuit 340 before the latch subcircuit 340 has been activated. For example, the gain of the latch subcircuit 340 can be about 1000 (or 60 decibels) due to positive feedback. As another example, transient response times (e.g., exponential response times) can range from 2 to 10 nanoseconds depending on the size of the transistors (e.g., N3, N4, P4, and P5). The transient response times can be fast due to a small capacitance (e.g., C<1 picofarad) and a high transconductance (e.g., 100 to 200 microsiemens) of the latch subcircuit 340.

Applications

FIG. 5 is a conceptual block diagram of an example memory 500. The memory 500 can include one or more memory cell arrays 510 and a differential sense amplifier 520 (e.g., the differential sense amplifier 100, 300, etc.). The differential sense amplifier 520 can be used to sense bit values in one or more memory cells in the one or more memory cell arrays 510. The memory 500 can be a computer readable medium such as volatile or non-volatile that stores information. For example, the memory is capable of storing instructions to be processed by a processor of a computer. A computer can be embedded in another device, e.g., a mobile telephone, a personal digital assistant (PDA), a mobile audio or video player, a game console, a Global Positioning System (GPS) receiver, to name just a few.

A number of implementations of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. Accordingly, other implementations are within the scope of the following claims.

Claims

1-7. (canceled)

8. A memory comprising: one or more memory cells; anda differential sense amplifier that includes: a first sense amplifier operable to precharge a first bitline,a second sense amplifier operable to precharge a second bitline,and a comparator coupled to the first sense amplifier and the second sense amplifier and operable to amplify a differential voltage, wherein the differential voltage is a difference between a first voltage variation generated by the first sense amplifier and a second voltage variation generated by the second sense amplifier.

9. The memory of claim 8, wherein the comparator includes a pre amplifier coupled to the first sense amplifier and the second sense amplifier and operable to amplify the differential voltage.

10. The memory of claim 8, wherein the comparator includes a latch operable to indicate a state of a selected memory cell.

11. The memory of claim 8, wherein the one or more memory cells are arranged in one or more memory cell arrays.

12. The memory of claim 8, wherein the one or more memory cells are selectively coupled to the first bitline.

13. The memory of claim 8, wherein the first sense amplifier includes: a transimpedance amplifier operable to convert a current variation into the first voltage variation; anda transconductance amplifier coupled to the transimpedance amplifier and operable to convert the first voltage variation into a first feedback current variation and inject the first feedback current variation into the first bitline.

14. The memory of claim 8, wherein the second bitline is a reference bitline, and wherein the second sense amplifier includes: a transimpedance amplifier operable to convert a current variation into the second voltage variation; anda transconductance amplifier coupled to the transimpedance amplifier and operable to convert the second voltage variation into a second feedback current variation and inject the second feedback current variation into the reference bitline.

15. The memory of claim 8, wherein the first sense amplifier and the second sense amplifier are coupled to a bias subcircuit.

16. The memory of claim 8, wherein the first voltage variation generated by the first sense amplifier is based on a state of a first memory cell coupled to the first bitline.

17. The memory of claim 8, wherein the second voltage variation generated by the second sense amplifier is based on a state of a reference cell coupled to the second bitline.

18. The memory of claim 8, wherein the first sense amplifier is operable to precharge the first bitline to a bitline voltage substantially equal to the supply voltage minus a drain to source voltage of a single transistor of the first sense amplifier.

19. The memory of claim 8, wherein the second sense amplifier is operable to precharge the second bitline to a bitline voltage substantially equal to the supply voltage minus a drain to source voltage of a single transistor of the second sense amplifier.

20. A differential sense amplifier comprising: a first sense amplifier comprising: a first transimpedance amplifier operable to convert a first current variation into a first voltage variation; anda first transconductance amplifier coupled to the first transimpedance amplifier and operable to convert the first voltage variation into a first feedback current variation and inject the first feedback variation into a bitline; anda second sense amplifier operable to convert a second current variation based on a reference bitline into a second voltage variation; anda comparator coupled to the first sense amplifier and the second sense amplifier and operable to amplify a differential voltage variation, wherein the differential voltage variation is a difference between the first voltage variation and the second voltage variation.

21. The differential sense amplifier of claim 20, wherein the first sense amplifier and the second sense amplifier are coupled to a bias subcircuit.

22. The differential sense amplifier of claim 20, wherein the comparator includes a pre-amplifier coupled to the first sense amplifier and the second sense amplifier and operable to amplify the differential voltage variation.

23. The differential sense amplifier of claim 20, wherein the comparator includes a latch.

24. The differential sense amplifier of claim 20, wherein the first current variation represents a state of a memory cell, and the second current variation represents a state of a reference cell.