Number | Name | Date | Kind |
---|---|---|---|
4105950 | Dingwall | Aug 1978 | A |
5568103 | Nakashima et al. | Oct 1996 | A |
5757240 | Boerstler et al. | May 1998 | A |
5801524 | Boerstler | Sep 1998 | A |
6353369 | Boerstler | Mar 2002 | B1 |
6529084 | Boerstler et al. | Mar 2003 | B1 |
Entry |
---|
U.S. patent application Ser. No. 09/726,282, Boerstler et al., filed Nov. 30, 2000. |
J. Cho, “Digitally-controlled PLL with Pulse Width Detection Mechanism for Error Correction”, ISSCC Dig. Tech. Papers, Feb. 1997, pp. 334-335. |
J. Maneatis et al., “Precise Delay Generation Using Coupled Oscillators”, IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, pp. 1273-1282. |
B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw Hill, 2000, pp. 484-525. |