1. Field of the Invention
The present invention relates to a digital electronic camera and the interfacing of the camera to an external processing device which monitors, receives images and/or audio, and/or controls the camera through an input/output interface. The invention is more particularly related to a digital electronic camera which automatically detects a connection to the external processing device.
2. Discussion of the Background
Conventional cameras which use light sensitive film have been known for a long time and the manner of generating images is well-known; light sensitive photographic film is exposed to light which passes through a lens and a shutter. The film is then taken to a developing center and processed into photographic prints.
Digital electronic cameras which electronically capture images or images along with audio are also known. However, this field of technology is relatively new and there is not a universal standard for exporting or producing images from digital cameras. When designing the camera corresponding to the present invention, the inventors have discovered various problems in communicating information out of the camera. These problems include the connection of the camera to an external device such as another camera or a general purpose computer. The present inventors have sought to overcome problems pertaining to the actual connection of the camera to the external device, the conversion of signal levels from a level used by the processor within the camera to a level compatible with a communication interface, the detection of a connection of the camera to the external device, and the manner of assembling the information to be transmitted.
Accordingly, one object of the present invention is to provide an electronic camera capable of detecting that there is a proper connection and communication with an external device such as a computer. It is a further object of the invention for the camera to transmit and receive images and/or audio from the external device after the connection has been established. It is yet another object of the invention to provide an electronic camera which operates without utilizing an electrical-mechanical switch for placing the camera in a communication mode. It is yet another object of the invention to provide an electronic camera which operates using a single switch to control both whether the camera plays images and records images when the external device is not detected to be connected, and which also controls whether the camera transmits or receives images when the external device is determined to be properly connected to the camera.
These and other objects are accomplished by an electronic camera for connection to an external device such as a personal computer. The electronic camera periodically checks, for example, every one-half to one second, whether the camera is connected to the external device and also whether the external device is in a state which permits communication. After it is determined that there is a proper connection and the external device is in a state which permits communication, there is a communication between the electronic camera and the external device of images and/or audio.
Preferably, the camera detects proper connection to the external device and that the external device is in a state which permits communication by monitoring a data terminal ready (DTR) signal of an RS-232 connection. This DTR signal will indicate both that the external device is properly connected and ready to communicate.
In an embodiment of the invention, the camera includes a single switch for both controlling whether the camera captures images through the lens or plays images back to the user on a video screen, and whether the camera is to transmit or receive images and/or audio or transmit the images and/or audio when the external device is detected to be connected and capable of communicating. By detecting that the external device is capable of communicating, it is possible to eliminate a separate switch which places the camera in a communication mode.
A more complete appreciation of the invention and many of the attendant advantages thereof will be readily obtained as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings, wherein:
Referring now to the drawings wherein like reference numerals designate identical or corresponding parts throughout the several views, and more particularly to
The camera according to the present invention allows images and audio in a digital format to be transmitted from and received by the camera to and from an external communication interface which connects to a connecting portion 150 of the camera. The connecting portion 150 includes concave protrusions 152, each protrusion having a hole 154. Within each hole is a receiving member 156 which, due to its position within the hole 154, cannot be seen in
The camera also includes contacts 162 on the side of the camera and connectors 164 which allow connection of a video display and a speaker to display images and audio generated by the camera.
The connection portion 190 includes convex indentations 194 which match with the concave protrusions 152 of the camera. The convex indentations 194 include pivoting latches 196 which latch with the receiving member 156. The communication interface also includes pins 192 which correspond to the contacts 158 of the camera.
The frame 202 of the latching mechanism spans the two holes 232 in a printed circuit board 230. Due to the offset levels of the frame 202, the ends of the frame containing the pivoting latch members 210 fit within the holes 232. Mounted on the printed circuit board 230 is a signal level conversion chip 234 which is described in detail below. Connected to the signal level conversion chip 234 are the 8 pin RS-422 connector 236 and the 9 pin D connector for RS-232 signals.
An image photographing section 6 of the camera includes a photographing lens 7, a lens opening 8, an image photographing element 9 such as a CCD (charge coupled device) or a MOS-type image photographing element. The CCD 9 in the preferred embodiment has a resolution of 768×480 (horizontal×vertical). The output of the CCD 9 is transmitted to a circuit 10 which eliminates noise from the analog signal output by the CCD 9. This may be accomplished by a correlative doubled sampler (CDS). The output image signal from the image photographing portion 6 is transferred to an analog-to-digital converter 4 which transmits a digital image signal to a digital signal processing circuit 11 which, for example, performs ordinary and known treatment of the image signal including gamma-compensation, color separation, and generates the luminance signal Y, and color difference signals Cb and Cr in a known manner. An example of the performance of these functions is disclosed in U.S. Pat. No. 5,343,243, which is incorporated herein by reference. Video signals (either analog or digital) are output from the digital signal processing circuit 11 as a video signal 26 which is displayed by a display such as a color LCD panel.
An image data compression/expansion circuit 12 is used to encode and decode the images using known image compression methods which transform the images into and out of compressed formats such as GIFF, JPEG, MPEG or any other known image compression method. Details of image compression which may be used by the camera 100 are disclosed in U.S. Pat. No. 5,414,464 which is incorporated herein by reference. A card interface circuit 14 is connected to the card connector 17 through the card interface bus 25. The card interface circuit 14 controls communications between the camera and the plug-in communication cards which for example may function as a LAN card, a modem card either for a conventional wired telephone system or a cellular phone, a Small Computer System Interface (SCSI) interface, a serial port, an ISDN interface, or any other type of communication device. From interface circuit 14, images and audio are output to memory card 16 or I/O card 15. The I/O card includes a cable 24 for connecting to an external device. Also, images may also be transferred to interface circuit 14 from cards 15 or 16.
A Central Processing Unit 23 (CPU) controls the operation of the camera and is connected to a mode display 22 which displays various operating parameters of the camera including modes which have been set and operating parameters of the camera. The mode display 22 may be an LCD or LED display. An operating portion 21 through which the user inputs commands such as the command to take a picture when the shutter button is pressed, whether sound is recorded, whether still images or a series of still images forming moving images are recorded, and all other operations of the cameras. A flash 20 which is powered by batteries (not illustrated) is connected to the CPU 23 and is used to illuminate the scene to be photographed. There is a driver 18 which drives a mechanical system of the image photographing portion 6 and performs functions such as focusing and zooming of the lens. The timing signal generator 19 generates various timing signals as images are captured such as a vertical synchronizing signal, a horizontal synchronizing signal, and a CCD synchronizing signal.
Compressed images which are stored in the memory card 16 may be read out of the memory card 16 through the card interface circuit 14 and stored in the FIFO circuit 13. The compressed images are subsequently transferred to the image data compression/expansion circuit 12 which decodes or expands the compressed image signals and transfers the signals to the digital signal processing circuit 11. In the digital signal processing circuit, the luminance and color difference signals are transformed to a NTSC signal and output as a video signal.
Compressed audio information is similarly read out of the memory card 16 and written into the FIFO circuit 13. The encoded audio signals are transferred to the audio data compression/expansion circuit 3 where they are converted to an uncompressed digital form, converted to an analog form by the digital-to-analog converter 5, and amplified and filtered by the amplifier filter 2b. The converted signal is output as the audio signal.
The digital images captured by the camera are used to create exposure controlling evaluation information, automatic focus controlling information, and automatic white balance evaluation information by the CPU 23. Automatic control of the camera is performed using this information. Additionally, this and all other evaluation data, control data, status data, etc., can be output through or stored in the I/O card 15 or stored in the memory card 16. This information may be used, for example, when monitoring the camera in order to determine if an abnormal state exists. Further, the quality of the image can be optimized by changing the number of pixels used to represent an image.
The CPU 23 also performs a clock function for recording the date and time of when the audio and video has been captured. Additionally, a field number may be added to the image data by the CPU 23. Each of the image data, audio data, date, time, and field number may be output through the card interface circuit 14 to either the memory card 16, I/O card 15, or an interface circuit 27 which is an alternative device to the I/O card 15 for communicating.
The interface circuit 27 converts signals which are communicated to an appropriate standard. For example, the camera according to the present invention can communicate according to the RS-232 standard or the RS-422 standard. The interface circuit 27 is the structure which changes the signals to the appropriate format. During operation, the user of the camera will select the desired communication format (e.g., RS-232 for IBM PC compatibles and RS-422 for Macintosh computers). Both the RS-232 and RS-422 are well known standards and one of ordinary skill in the art would know how to build the appropriate circuitry to generate signals according to the appropriate standard. For example, see e.g., “Control Technology and Personal Computers, System Design and Implementation”, by Hordeski, 1992, published by Van. Nostrand Reinhold, which discusses a single I/O expansion board which can transmit information according to either the RS-232 or RS-422 standards, depending on the user's desires, which is incorporated herein by reference.
Signals within the CPU will generally have a voltage range of 0 to +5 volts whereas bipolar signals in the range of approximately −15 volts to +15 volts are used with the RS-232 standard. The signal level conversion circuit 28 functions to convert the signal to the appropriate levels and is preferably contained within the signal level conversion chip 234 of the external communication interface 180. A more detailed description of the circuit is explained with respect to
In
Details of the CPU 23 are illustrated in
The buffers 41 are relatively high speed buffers whereas the flash memories 40 are relatively slow memories. The high speed buffers 41 may operate as burst transfer memories. During operation, information is transferred to the buffer memories and subsequently transferred to the corresponding flash memory in groups of 256 bytes. Accordingly, a plurality of transfer operation will usually be needed to transfer the desired material into or out of the memory card 16. The number of transfers between the buffers 41 and the FIFO circuit 13, for example, is set to be an integral multiple of a transfer size of the memory card. It is also possible for the number of transfers to be the amount of information to be transferred divided by the total size of the buffers 41, rounded up to the nearest integer. As an alternative to flash memories, the memories 40 can be implemented using EPPROMs.
An example of the organization of files is illustrated on the left side of
A feature of the present invention is the omission of a separate switch which is used to place the camera in a communication mode. Conventional digital cameras have a specific switch which changes the camera from a record or play mode to a mode which allows the transmission and receipt of images and audio. A description of how the invention operates without such a switch is set forth in detail below.
After an affirmative response from step 304, step 306 is performed which executes or sets up the appropriate communication algorithms within the camera so that the camera will be prepared to transmit or receive information. As an example, before this time, the communication lines except for the DTR line may not be monitored in order to avoid the detection of improper or spurious signals which may occur before or during connection. Step 308 then detects whether the camera is to transmit or receive information based on the position of switch 110 illustrated in
In
Another feature of the present invention is the manner in which the digital signals representing images and audio generated within the camera are converted to signals conforming to the RS-232 standard. Unlike the logic signals normally used with a microprocessor within the camera, RS-232 signals are bipolar. This means that a level of zero volts (which corresponds to ground) does not indicate a logical low level but a negative voltage level is necessary to represent a logical low level. The voltage value for a “1” is preferably between +5 volts, and +15 volts and for a “zero” preferably between −5 volts and −15 volts.
In order to convert signals to their appropriate levels, there is a signal level conversion chip 234, illustrated in
The power supplied to the signal level conversion chip 234 originates from the camera. The signal level conversion chip 234 may consume power, even when no communication operation is occurring. In order to extend the battery life of the camera by not wasting power unnecessarily powering the signal level conversion chip 234, the present invention employs a power conservation feature which places the signal level conversion chip 234 in a low-power mode or standby mode. As an example of the operation of the power conservation function, there is a timing diagram illustrated in
In order to place the communication circuitry or signal level conversion chip 234 in the standby or low-power mode, the CPU within the camera monitors the Data Terminal Ready (DTR) line of the RS-232 connection. When this line is low, the external communication device such as a computer is not ready to perform communication and the signal level conversion chip may have the power thereto reduced. To the contrary, when the DTR signal is high, the external device is ready to communicate through the signal level conversion chip and accordingly, the communication circuitry must be powered. The checking of the signal which indicates that communication is ready to occur is performed at least once every second in the preferred embodiment. However, this checking frequency may be made shorter by checking the DTR signal once ever at least one half second or longer by checking the DTR signal once every five seconds, once every ten seconds, or even longer.
Obviously, numerous modifications and variations of the present invention are possible in light of the above teachings. For example, the invention can be implemented using one or more microprocessors, integrated circuits, convention circuit elements or other desired hardware. It is therefore to be understood that within the scope of the appended claims, the invention may be practiced otherwise than as specifically described herein.
Number | Date | Country | Kind |
---|---|---|---|
7-032589 | Feb 1995 | JP | national |
7-032595 | Feb 1995 | JP | national |
7-040136 | Feb 1995 | JP | national |
7-040139 | Feb 1995 | JP | national |
7-209724 | Aug 1995 | JP | national |
This application is related to commonly owned co-pending U.S. patent application Ser. No. 08/535,378 entitled “Digital Electronic Camera Having an External Input/Output Interface Through Which the Camera is Monitored and Controlled”, now U.S. Pat. No. 5,754,227 and U.S. patent application Ser. No. 08/535,562 entitled “A Digital Electronic Still Camera Which Receives an Input/Output Control Program Through a Detachable Communication Interface Card”, now U.S. Pat. No. 6,104,430, both of which were filed on Sep. 28, 1995 and are incorporated herein by reference. This application is also related to commonly owned co-pending U.S. patent applications Ser. No. 08/603,583, entitled “Method and System for Reading and Assembling Audio and Image Information for Transfer Out of a Digital Camera”, now U.S. Pat. Nos. 5,815,201 and 08/603,551 entitled “External Communication Interface for a Digital Camera”, now U.S. Pat. No. 5,815,205, both of which were filed Feb. 21, 1996 and are incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
4531161 | Murakoshi | Jul 1985 | A |
4746993 | Tada | May 1988 | A |
5032918 | Ota et al. | Jul 1991 | A |
5034804 | Sasaki et al. | Jul 1991 | A |
5062010 | Saito | Oct 1991 | A |
5099262 | Tanaka et al. | Mar 1992 | A |
5111299 | Aoki et al. | May 1992 | A |
5138459 | Roberts et al. | Aug 1992 | A |
5146353 | Isoguchi et al. | Sep 1992 | A |
5231501 | Sakai | Jul 1993 | A |
5295077 | Fukuoka | Mar 1994 | A |
5343243 | Maeda | Aug 1994 | A |
5367332 | Kerns et al. | Nov 1994 | A |
5414464 | Sasaki | May 1995 | A |
5436657 | Fukuoka | Jul 1995 | A |
5473370 | Moronaga et al. | Dec 1995 | A |
5479206 | Ueno et al. | Dec 1995 | A |
5506617 | Parulski et al. | Apr 1996 | A |
5534921 | Sawanobori | Jul 1996 | A |
5535011 | Yamagami et al. | Jul 1996 | A |
5539535 | Aizawa et al. | Jul 1996 | A |
5568198 | Sakurai et al. | Oct 1996 | A |
5640203 | Wakui | Jun 1997 | A |
5648816 | Wakui | Jul 1997 | A |
5699173 | Aizawa et al. | Dec 1997 | A |
5717496 | Satoh et al. | Feb 1998 | A |
5754227 | Fukuoka | May 1998 | A |
5790274 | Aizawa et al. | Aug 1998 | A |
5793517 | Aizawa et al. | Aug 1998 | A |
5801847 | Aizawa et al. | Sep 1998 | A |
5815201 | Hashimoto et al. | Sep 1998 | A |
5815205 | Hashimoto et al. | Sep 1998 | A |
5903700 | Fukushima | May 1999 | A |
6081350 | Aizawa et al. | Jun 2000 | A |
6104430 | Fukuoka | Aug 2000 | A |
6151067 | Suemoto et al. | Nov 2000 | A |
6677989 | Aizawa et al. | Jan 2004 | B1 |
Number | Date | Country |
---|---|---|
3-213066 | Sep 1991 | JP |
3-268583 | Nov 1991 | JP |
4-980 | Jan 1992 | JP |
4-298171 | Oct 1992 | JP |
5-167979 | Jul 1993 | JP |
6-284368 | Oct 1994 | JP |
6-350886 | Dec 1994 | JP |
Number | Date | Country | |
---|---|---|---|
20020089592 A1 | Jul 2002 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 09545926 | Apr 2000 | US |
Child | 10046287 | US | |
Parent | 08606196 | Feb 1996 | US |
Child | 09545926 | US |