Yeh et al., "Shared Cache for Multiple-Stream Computer Systems", IEEE Trans. on Comp., vol. c-32, No. 1, Jan. 1983, pp. 38-47. |
Rau, "Program Behavior and the Performance of Interleaved Memories", IEEE Trans. on Comp., vol. c-28, No. 3, Mar. 1979, pp. 191-199. |
Driscoll, G. C. et al., "Split Cache with Variable Interleave Boundary", IBM Technical Disclosure Bulletin, vol. 22, No. 11, Apr. 1980, pp. 5183-5186. |
Yamour, J., "Odd/Even Interleave Cache with Optimal Hardware Array Cost, Cycle Time and Variable Data Port Width", IBM Technical Disclosure Bulletin, vol. 23, No. 7B, Dec. 1980, pp. 3461-3463. |
Smith, Alan J., "Cache Memories", ACM Computing Surveys, vol. 14, No. 3, Sep. 1982, pp. 473-530. |
Hoogendoorn, "Reduction of Memory Interference in Multiprocessor Systems", IEEE Proceedings of the 4th Annual Symposium on Computer Architecture, Mar. 1977. |
Kuck, David J., "Parallel Processor Architecture--A Survey", 1975 Sagamore Computer Conference on Parallel Processing, pp. 15-39. |
Fielland et al., "32-bit Computer System Shares Load Equally Among Up to 12 Processors", Electronic Design, Sep. 6, 1984, pp. 153-162, 164, 166, 168. |
Yen et al., "Data Coherence Problem in a Multicache System", IEEE Transactions on Computers, vol. c-34, No. 1, Jan. 1985, pp. 56-65. |