Digital multi-customer data interface

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
Concurrently filed herewith and assigned to the same assignee as this application are:
M. G. Hinch, Case 2, "A Shared Memory With Two Distinct Addressing Structures", Ser. No. 481,056;
K. A. Hedlund, Case 1, "Multiline Error Detection Circuit", Ser. No. 481,058; and
J. M. Johnson, Jr., "Loop-Around Testing Facilities for a Multiline Protocol Controller", Ser. No. 481,055, U.S. Pat. No. 4,510,594.
TECHNICAL FIELD
This invention relates to a method and facilities for a digital multi-customer data interface connected to a packet switching network of a local area data transport system that provides data communication services such as interactive video text service between data service vendors and customers.
BACKGROUND OF THE INVENTION
In packet switching systems, a large number of customers are typically connected to a main packet switching network via digital customer interfaces (also called packet concentrators.) Each such interface accepts packets from the customers via low-speed transmission links and retransmits them to the switching network via a high-speed transmission link.
With the introduction of more complex protocols such as X.25 (CCITT 1976, amended 1980) for defining synchronous transmission of packets between a digital customer interface and individual customers, a problem exists in how to perform the time consuming functions required by such protocols. In particular, a deficiency arises as to how to perform level 2 functions of the X.25 protocol which include the forming of individual data bit signals into bytes, performing the necessary cyclic redundancy checking for errors, performing bit stuffing and unstuffing, and recognizing flag bit patterns. Also, the number of real time processing operations that must be performed to execute illustratively level 3 of the X.25 protocol seriously impacts the ability of existing microprocessors to execute that level for a large number of customers.
In prior art systems, execution of level 2 functions of X.25 is a problem that is solved using individual digital interfaces on a per customer basis. Such per customer requirements have the disadvantages of high cost, substantial complexity, high power consumption, as well as, greater burdens in maintenance. These disadvantages arise because such individual digital interfaces require parallel address and data transfers and are sophisticated, complex, individual circuits requiring large amounts of power.
Multiline protocol formatters, which interface to a number of customers, are known in the art. One example of such a formatter is disclosed in U.S. Pat. No. 3,587,058, T. T. Butler, et al. The Butler formatter is capable of communicating asynchronous data with a plurality of data customer terminals each terminated on a customer interface unit. However, the protocol functions performed by that formatter are much simpler than those required by level 2 of X.25. In addition, the Butler formatter addresses and communicates data, control, and status information with the interface units via parallel buses. Also, the control and status information is communicated in common with data information resulting in a loss of system efficiency during the control of the interface units.
SUMMARY OF THE INVENTION
In an illustrative method and structural embodiment, a departure in the art is achieved in a digital customer interface by utilizing a main processor and a multi-customer protocol controller to implement the protocol functions for the communication of packets and by utilizing individual serial transmission paths for communicating packet and control information. The multi-customer protocol controller comprises a control processor and a formatter circuit for synchronously communicating packets for a plurality of customers via customer interface units and customer lines. The formatter circuit is shared in common by a plurality of groups of customer lines and performs the functions of assembling and disassembling data bytes from and to individual data bit signals, performing error cyclic redundancy checks and generations, performing flag recognition and generation, and performing bit stuffing and unstuffing. The use of such a common circuit reduces the cost, power consumption, and complexities in providing these functions for a number of customers.
A feature is that the data bit signals are communicated between the formatter circuit and the customer interface units in a serial fashion. Also, control and status information is communicated between the main processor and the customer interface units through a control buffer circuit, which periodically transmits control information received from the main processor to the customer interface units and receives status information from the units. The control buffer circuit relieves the main processor of the time consuming task of communicating directly with the customer interface units; and advantageously, the control buffer circuit constantly assures that each customer interface unit has the correct control information by periodically verifying that this information is correctly received by each customer interface unit.
The specific structural embodiment comprises a main processor and a multi-customer protocol controller that is interfaced to a plurality of customer lines via customer interface units. The protocol controller comprises a data distributor circuit, a control buffer circuit, a formatter processor, and a formatter circuit. The data distributor circuit is responsive to serial bit signals from the customer interface units for time multiplexing these signals to the formatter circuit. The latter assembles the time multiplex bit signals into individual bytes for each customer line. The formatter processor accepts the bytes from the formatter circuit and assembles these bytes into packets that are individual to each customer line. The formatter processor assembles these packets in a main memory for subsequent use by the main processor.
The data distributor circuit is also responsive to status bit signals from the customer interface units to time multiplex those signals to the control buffer, which in turn communicates them to the main processor. The latter is responsive to the status bit signals indicating that a customer line is active for reading that customer line's packet from the main memory and transmitting it to a packet switch.
Advantageously, the formatter circuit comprises a bit-to-byte translator circuit responsive to each bit signal for a particular customer interface unit to concatenate that bit signal into a partially formed byte identified with that particular customer interface unit. A byte done signal is generated by the translator circuit when each byte is completely formed. In addition, the translator circuit comprises a state memory for storing each partially formed byte identified on an individual customer unit basis and for storing signals representing the state of completion for each partially formed byte. The translator circuit further comprises a circuit for identifying the customer line presently being processed, in order to read out the stored partially formed byte and completion signals, and a logical circuit for controlling the operation of the other circuits of the translator circuit.
Also, the translator includes a first-in first-out memory for transmitting assembled bytes and the byte done signal to the formatter processor. In addition, the translator is responsive to the received bit signals for calculating cyclic redundancy check bit signals on a partial basis and to store the partial results in the state memory until the entire packet has been received and the integrity of the received packet can be determined.
Advantageously, the formatter processor is responsive to the byte done signals and a set of program instructions for assembling each of the completed bytes into packets individual to particular customer lines and is further responsive to a second set of instructions for generating a packet completion signal upon each of the packets being assembled. The main processor is responsive to the packet completion signal for executing protocol operations for transmitting this packet in a frame to the packet switch.
Advantageously, the control buffer circuit is responsive to control information from the main processor for a particular customer interface unit to store this information in a control information memory, to periodically access this control information, and to transmit it to that particular customer interface unit via the data distribution circuit. The customer interface unit is responsive to the control information to transmit to the control buffer circuit its status information and the received control information via the data distribution circuit. The control buffer stores the status information and the transmitted control information in the control information memory. The main processor accesses the status and control information at its convenience to read the status information and verify the transmission of the control information. The advantage of the control information memory is that the main processor can efficiently communicate control and status information with customer interface units. In addition, the periodic transmission of the control information to the customer interface units assures that these units always have the correct control information.
The novel method communicates packets of data between a plurality of customer lines and a packet switch by utilizing a digital multi-customer interface. The digital multi-customer interface comprises a multiple-customer protocol controller and a main processor. The multiple-customer controller is interconnected to the customer lines via customer interface units and includes a data distributor circuit, a formatter circuit, a formatter processor, and a control buffer circuit. The method involves the following steps: time multiplexing bit signals received from the customer lines by the data distributor circuit, assembling the time multiplex bit signals into individual bytes each individual to a particular line by the formatter circuit, assembling the bytes into individual packets and storing these packets and generating control signals by the formatter processor, reading status signals from the customer lines by the control buffer circuit, and reading the stored packets by the main processor under control of control signals from the formatter processor and the received status signals for transmission of these packets to the packet switch.

BRIEF DESCRIPTION OF THE DRAWING
In general, system elements, when first introduced on a figure, are each designated with a number that uses the figure number as the most significant digits of the element number.
FIG. 1 is a block diagram of an illustrative data transport system;
FIG. 2 is a detailed block diagram of data subscriber interface 104 utilizing the architecture of the present invention;
FIG. 3 shows the manner in which certain of the figures should be arranged to show the specific illustrative embodiment of the invention;
FIG. 4 is a detailed block diagram of formatter 207;
FIG. 5 is a detailed block diagram of DMA processor 209;
FIG. 6 is a detailed block diagram of control buffer 208;
FIG. 7 is a detailed block diagram of group distributor circuit, 205;
FIG. 8 is a detailed block diagram of error check circuit 715;
FIG. 9 is a detailed block diagram of system clock 250;
FIG. 10 shows the manner in which certain of the figures should be arranged to show the specific illustrative embodiment of the invention;
FIGS. 10A and 10B illustrate, in block diagram form, transmit state machine 409;
FIGS. 10 through 14 are state diagrams of transmit state machine 409;
FIG. 15 shows the manner in which certain of the figures should be arranged to show the specific illustrative embodiment of the invention;
FIGS. 15A and 15B illustrate, in block diagram form, receive state machine 404;
FIGS. 16 through 18 are state diagrams of receive state machine 404;
FIG. 19 is a detailed block diagram of shared memory 506;
FIGS. 20 through 34 are flow charts for DMA processor 209; and
FIG. 35 is a detailed block diagram of line circuit card 201-1.

DETAILED DESCRIPTION
FIG. 1 shows an illustrative data transport system having a plurality of data subscriber interfaces 104 and 105 serving a plurality of customers, such as customer 100 or 103. The customer transmission paths can simultaneously be used for normal voice communications via central office 115, and for data communication via data subscriber interface 104 or 105. The data transport system provides data communication services such as interactive video text services between up to 128 customers per data subscriber interface, and data service system 108. All data transfer between the individual customers and data service system 108 is done via packets. Packets from the individual customers are multiplexed by data subscriber interface 104 or 105 and sent to data service system 108 via packet switch 107 on cable 113. Packets from data service system 108 are transferred to data subscriber interface 104 or 105 via packet switch 107 where they are demultiplexed and distributed to the individual customers. Data subscriber interface 104 interfaces with packet switch 107 via cable 111. Administrative processor 106 provides overall system management of the data subscriber interfaces, such as recent changes, maintenance, traffic measurement, and billing.
The following description first presents a general description of the components constituting the data transport system by way of an example describing a data transfer between customer 100 and data service system 108. Next, a description of data subscriber interface 105 is presented. Finally, a detailed description of the components constituting data subscriber interface 105 is given.
Consider an example of data transfer between customer 100 and data service system 108. Customer 100 first makes a request for service to data subscriber interface 104 via cable 109. This request causes data subscriber interface 104 to generate a call setup packet, which contains the customer's physical address on data subscriber interface 104. This call setup packet is multiplexed with other packets from other customers, such as customer 101, and forwarded to packet switch 107 via cable 111. Packet switch 107 translates the address contained in the call setup packet to an internal address, which is the address of the desired service of data service system 108. Services provided by data service system 108 can include home information services, such as electronic shopping, electronic news service, etc. Once data service system 108 receives the call setup packet, it determines whether or not the requested service is available. If the requested service is not available, a call reject packet is generated and returned to customer 100. If the requested service is available, data service system 108 generates a call accept packet, as defined by the X.25 protocol, which it forwards to data subscriber interface 104 via packet switch 107. Data subscriber interface 104 then returns a confirmation packet to customer 100; this informs customer 100 that the call has been established. Once the call has been established, a virtual circuit has been set up by data subscriber interface 104, packet switch 107, and data service system 108 for the transfer of data packets between customer 100 and data service system 108. Either customer 100 or data service system 108 can terminate the call. To do this, either customer 100 or data service system 108 generates an end of call packet, which is sent through the data path, causing the path to be torn down.
Data subscriber interface 104 is shown in greater detail in FIG. 2. The other data subscriber interfaces are similar to data subscriber interface 104. In the receive direction, data subscriber interface 104 receives packets at a 4.8 kb/sec rate from each of the 128 customer, and transmits these packets at a 56 kb/sec rate to data service system 108 via cable 113 and packet switch 107. In the transmit direction, data subscriber interface 104 receives packets from data service system 108 via packet switch 107, and distributes the packets to the correct customers. For the purpose of this description, transmit data refers to data coming from packet switch 107 and sent to the individual customers; receive data refers to the data originating from the customers and sent to packet switch 107. The following description first describes the receive data flow from customer 100 to packet switch 107. Then, the transmit data flow from packet switch 107 to customer 100 is described.
Customer 100 is connected to line circuit card 201-1 via cable 109, which is the normal telephone drop. In addition to customer 100, line circuit card 201-1 also has connected to it up to three other customers, such as customer 101, which is connected via cable 110. Line circuit card 201-1, which is similar to the other line circuit cards, such as line circuit card 201-16, provides filtering for each of the four customers, which separates the data signals from the normal voice signals. As illustrated in FIG. 1, the voice signals are forwarded to central office 115 via cable 116. Line circuit card 201-1 combines receive data and parity bits from the four customers into a 38.4 kb/sec multiplexed serial bit stream, which is passed to group distributor circuit 205 via conductor 216-1. Group distributor circuit 205 receives a similar multiplexed serial bit stream from 15 other line circuit cards 201-2 through 201-16 via conductors 216-2 through 216-16. Line circuit card 202-1 receives data from up to four customers, combines this data with parity into a 38.4 kb/sec bit stream, and passes it to group distributor circuit 206 via conductor 236-1. Group distributor circuit 206 receives a similar multiplexed serial bit stream from 15 other line circuit cards 202-2 through 202-16 via conductors 236-2 through 236-16.
The serial bit stream from line circuit card 201-1, which includes the data from customer 100, is passed to group distributor circuit 205 via conductor 216-1. Group distributor circuit 205 also receives a similar bit stream from the other 15 line circuit cards. For example, group distributor circuit 205 receives a similar multiplexed bit stream from line circuit card 201-16 via conductor 216-16. Group distributor circuit 205 receives these 16 multiplexed bit streams in parallel and combines them into two 307.2 kbit/sec serial bit stream, one containing data and one containing parity, which are forwarded to formatter 207 via cable 217. Similarly, group distributor circuit 206 forwards its two 307.2 kbit/sec serial bit streams to formatter 207 via cable 232.
The two serial bit streams that are forwarded to formatter 207 contain the customer data for all 128 customers. This serial bit stream is divided into 128 time slots; each time slot contains a single data bit for one customer. Formatter 207 contains a receive state machine that continually samples each of the time slots and is thus able to identify and process each data bit from each of the 128 customers as that data bit becomes available. Formatter 207 converts the incoming serial bit stream into bytes for each of the 128 customers. Additionally, formatter 207 performs some of the level 2 protocol functions of X.25 (CCITT 1976, amended 1980). These protocol functions change the incoming frames (which include flag fields at the beginning and end of the frame, and a CRC code which is calculated over the entire frame) into packets. For convenience, the word "packet" in this and all subsequent uses refers to a packet that also contains level 2 control and address information. It should be understood that the use of this word "packet" is not identical to the packet specified in the X.25 protocol. An exception to this is a reference to a packet that is transferred from microprocessor 210 to protocol circuit 212; this packet is a packet that is specified in the X.25 protocol. Formatter 207 performs some of the level 2 protocol functions; the rest of the protocol functions are performed by DMA processor 209 and main processor 225 and are described later. One protocol function performed by formatter 207 is calculating the CRC code of the incoming frame and checking the computed code with the CRC code included in the incoming frame. Formatter 207 then notifies main processor 225, via DMA processor 209, if the CRC code indicates an error. Formatter 207 also performs flag recognition, to determine the beginning and end of incoming frames; and it performs bit unstuffing to remove bits stuffed by the customer equipment. Bit stuffing is done so that a flag pattern (01111110) never appears in any portion of the frame except the flag field. Bit stuffing is done as follows. Each time the customer equipment detects a sequence of five "1's" in any portion of the frame except the flag field, it automatically stuffs a "0". This bit stuffing prevents the flag pattern from ever appearing anywhere in the frame except the flag field. Whenever formatter 207 detects a sequence of five "1's" followed by a "0". it removes the "0", which is the bit that was stuffed by the customer equipment.
After formatter 207 has assembled a byte from customer 100, it transfers the byte to DMA processor 209. DMA processor then writes the byte into a buffer in main memory 211 via direct memory access. The buffer in main memory 211 to which the byte is written is determined by DMA processor 209 reading a shared memory, contained in DMA processor 209. This shared memory has separate memory locations for each of the 128 customers. These shared memory locations are written by main processor 225 and are used to pass the buffer location in main memory 211 to which the data bytes are to be written. This process continues until formatter 207 detects the end of the packet and notifies DMA processor 209 that an entire packet has been received. After the entire packet has been written, DMA processor 209 notifies main processor 225, via a FIFO memory, that there is a packet assembled in main memory 211 that is ready to be transmitted to packet switch 107.
All transfer of data between DMA processor 209, main processor 225, main memory 211, and protocol circuit 212, which is contained in main processor 225, is via system bus 220. System bus 220 contains a separate data and address portion. The actual data transfer is via the data portion of the bus. The various memory locations to which data is written into and read from is under control of the address portion of system bus 220. In addition to the normal address and data, each portion of the bus also has parity bits associated with each data transfer. For a write operation, these parity bits are generated by the circuit that originates the write. For a read operation, these parity bits are generated by the circuit that is being read. For example, when DMA processor 209 writes data into main memory, DMA processor generates the associated parity bits for the data and address portions of system bus 220.
Once the packet has been written into main memory 211, main processor 225 adds the necessary header information and inserts a logical channel number. Microprocessor 210 then notifies protocol circuit 212 that there is a packet ready for transmission. Protocol circuit 212 reads the buffer that contains the packet, via direct memory access, and forms the packet into a frame, which it then transmits to packet switch 107 via facility interface 213 and cable 111. This transformation of the packet into a frame conforms to level 2 of the X.25 protocol. This includes handling level 2 sequence numbers and level 2 acknowledgements, inserting a flag pattern at the beginning and end of the frame, stuffing bits as required, and calculating and inserting a CRC field.
Main processor 225 comprises microprocessor 210 and protocol circuit 212. Microprocessor 210 provides control over system bus 220. This control consists of arbitrating over which of the circuits connected to system bus 220 has control of the bus at a given time. Microprocessor 210 also contains RAM and ROM memory, which are used for system initialization. Protocol circuit 212 performs the level 2 Link Access Procedure B (LAPB) of the X.25 protocol on the transmit and receive data. Additionally, it notifies microprocessor 210 each time it has transferred a packet into or out of main memory 211, via an interrupt on cable 222. Facility interface 213 provides a direct interface between packet switch 107 and data subscriber interface 104 over a 56 kb/sec data link.
Consider an example of transmit data flow from packet switch 107 to customer 100. A frame destined for customer 100 is transmitted from data service system 108 and passed via packet switch 107 before entering data subscriber interface 104 in a serial manner on cable 111, which is a 56 kb/s data link. This transmit frame passes to facility interface 213, which provides the control, clock, and data interface between packet switch 107 and the rest of data subscriber interface 104. The data and clock interface follow the V.35 standard (CCITT 1968, amended 1972 and 1976), and the control interface follows the RS-232 standard (EIA). The frame for customer 100 is then forwarded to the protocol circuit 212 portion of main processor 225 over cable 221. Protocol circuit 212 performs level 2 protocol of X.25 on the incoming frame, in order to convert the frame to a packet. These protocol functions include flag detection and removal, and bit unstuffing. Additionally, protocol circuit 212 calculates the CRC of the frame and compares it with the CRC value that was present in the CRC field of the incoming frame. This is done to verify that no errors were introduced into the packet during the transmission from packet switch 107 to data subscriber interface 104. As protocol circuit 212 is performing these protocol functions, it is writing the packet into main memory 211. The packet is written into an assigned buffer. Once the entire packet has been written into main memory 211, protocol circuit 212 notifies microprocessor 210 via cable 222.
Microprocessor 210 then performs level 3 of X.25 protocol on the packet; this includes determining the customer to which the packet is intended, by looking up the logical channel number in a table located in main memory 211. Once microprocessor 210 has assembled a packet, it places the packet length and the location of the packet in main memory 211 into shared memory 506 in DMA processor 209. This is done to inform DMA processor 209 where in main memory the packet for customer is located, and how long the packet is. Microprocessor 210 then notifies DMA processor 209 that a frame is ready to be transmitted to a customer location by transmitting a command via a FIFO. DMA processor 209 then reads the first byte of data from memory 211 at the address specified by microprocessor 210. Once DMA processor 209 has read a byte, it writes the byte into the memory location that is associated with customer 100 in formatter 207.
Formatter 207 has one separate memory location for each customer. Formatter 207 scans the memory location associated with each of the 128 customers, and creates a multiplexed bit stream that consists of one bit from each of the 128 customer memory locations. Formatter 207 transmits this multiplexed bit stream to group distributor circuits 205 and 206. After beginning to process the data byte for customer 100, formatter immediately requests another byte from DMA processor 209. DMA processor 209 reads the next byte from main memory 211 (via direct memory access), and transfers the byte to formatter 207; formatter 207 continues to request bytes and continues to forward the multiplexed bit stream to group distributor circuit 205. After DMA processor 209 has transferred the last data byte to formatter 207, (determined by the packet length value in the shared memory), it notifies formatter 207, and formatter 207 appends a CRC code, which it has been computing over all the data bits, to the end of the frame.
Group distributor circuit 205 receives the multiplexed bit stream (containing data for 64 customers) from formatter 207 and divides this bit stream into 16 separate bit streams. Each bit stream goes to one of the 16 line circuit cards associated with the group distributor circuit. Group distributor circuit 205 transfers 16 bits simultaneously. One of these data bits goes to line circuit card 201-1 via conductor 215-1; the other bits go to line circuit cards 201-2 through 201-16, via conductors 215-2 through 215-16. Line circuit card 201-1 routes the appropriate data bit to customer 100, and routes the other data bits to the associated customers. This process is repeated until the entire frame has been sent to customer 100.
Multiline protocol controller 230 is shown in greater detail in FIGS. 4 and 5. Multiline protocol controller 230 comprises formatter 207 and DMA processor 209. These two circuits cooperate to transfer customer data in and out of main memory 211 via direct memory access. Multiline protocol controller 230 transmits data to and receives data from group distributor circuits 205 and 206 via cables 217 and 231, respectively. It transmits data to and receives data and address information from system bus 220. The following description first presents the circuit elements that are contained in formatter 207 and DMA processor 209. Then a description is presented of how these circuit elements cooperate to transfer data in and out of main memory 211.
Formatter 207 is shown in greater detail in FIG. 4. Formatter 207 consists of separate transmit and receive sections, which operate on the receive and transmit data. In the receive direction, formatter 207 receives a serial bit stream that consists of one bit from each of the 128 customers. These bits could be for a data frame, a control frame, or from a bit stream that indicates an idle line. Formatter 207 forms this incoming bit stream into separate bytes for each customer, and then forwards these bytes to DMA processor 209, which writes them into main memory 211 for transmission to packet switch 107. If data subscriber interface 104 cannot provide service for a customer, multiline protocol controller 230 transmits, via formatter 207, an idle indication for that customer to main processor 225. The idle condition consists of all "1's" in the customer's data stream. In the transmit direction, formatter 207 receives packets, one byte at a time, that could be destined for any one of the 128 customers, and creates a serial bit stream that consists of one bit for each of the 128 customers. These packets could be data packets or control packets. If there is no packet being transmitted to a particular customer, formatter 207 automatically fills a flag pattern into the time slots associated with the idle customer. Formatter 207 receives its clock signals from system clock 250 via cable 915. These clock signals are distributed within formatter 207 by formatter clock 425.
Consider the receive portion of formatter 207. The receive portion comprises receive state machine 404, receive state memory 401, receive command memory 402, receive status FIFO 403, and receive channel counter 405. Receive state machine 404 performs the actual formatting functions previously described. Receive state memory 401 contains a separate 40-bit memory location for each of the 128 customers, and allows receive state machine 404 to store the current state of each customer line, retrieve that state before operating on a new bit, and then write the new state back into memory. Receive command memory 402 contains a separate 8-bit memory location for each customer. This memory is written by DMA processor 209 and contains control information for each customer line. This information includes line speed (1200 or 4800 bit-per-second) and data format: NRZ (non-return to zero), or NRZI (non-return to zero inverted).
Formatter 207 receives a serial bit stream from group distributor circuit 205 on cable 421. This serial bit stream consists of one data bit and one parity bit from each of its 64 associated customers. Formatter 207 also receives a similar bit stream from group distributor circuit 206 on cable 422. Formatter 207 divides these incoming bit streams into 128 time slots, which correspond to each of the 128 customers. Receive channel counter 405 continuously counts from 0 to 127 in order to inform receive state machine 404 which customer is associated with each incoming bit. Before receive state machine 404 reads the incoming bit, it reads receive state memory 401, in order to determine the previous state of the customer line. It then reads the bit from the customer, performs the necessary function on that bit, then stores the current status in receive state memory 401. When there is a significant change in the line status (for example when a data byte has been formed), this status is written into receive status FIFO 403. Each entry in FIFO 403 also contains the channel number to which the entry pertains. This is obtained from receive channel counter 405. Receive status FIFO 403 is read by DMA processor 209, as described later with respect to FIG. 5.
The timing of receive state machine 404 is controlled by receive channel counter 405, which counts from 0 to 127. This count corresponds to the 128 customer lines, which means that receive state machine 404 sequentially functions on each of the 128 customers lines, one line at a time. Each time receive channel counter 405 increments, the following actions occur. Receive state machine 404 reads receive command memory 402 at the location corresponding to the customer line being serviced, and it reads receive state memory 401 at the location corresponding to the customer line being serviced. This memory contains the prior state of the line. Receive state machine 404 uses the previous state of the line and adds the new bit being received to determine the new state of the line. After receive state machine 404 determines the new state of the line, it writes the new state into receive state memory 401 at the memory location corresponding to the line being serviced. If the new state causes a change in status, the status is written into receive status FIFO 403. Receive channel counter 405 then increments, and the same functions are performed on the next customer line. This process is continually repeated over each of the 128 customer lines.
Consider the transmit portion of formatter 207. The transmit portion comprises transmit state machine 409, transmit state memory 406, transmit command memory 407, transmit status FIFO 408 and transmit channel counter 410. Transmit state machine 409 performs the actual formatting functions previously described. Transmit state memory 406 contains a separate 40-bit memory location for each of the 128 customers, and allows transmit state machine 409 to store the current state of each customer line, retrieve that state before functioning on a new bit, and then write the new state back into memory. Transmit command memory 407 provides one 16-bit memory location for each of the 128 customers. These memory locations are written by DMA processor 209 and read by formatter 207, and are used by DMA processor 209 to pass transmit data bytes, as well as various command messages, such as baud rate, data format, etc. Transmit status FIFO 408 is used to pass status information from formatter 207 to DMA processor 209. The status information is either a request for a new data byte, or a message that a frame was aborted. In addition to the status information, each FIFO entry also contains the customer number to which the entry pertains. This is obtained from transmit channel counter 410.
The transmit portion of formatter 207 receives packets from DMA processor 209 one byte at a time via cable 412 and DMA processor 42. The data byte is written into the correct memory location on transmit command memory 407 via an address on cable 413. The actual write is controlled by microprocessor 501 via a signal on conductor 415. Transmit channel counter 410 continually counts from 0 to 127, which corresponds to the 128 customers. Each time transmit channel counter increments, the following actions occur. Transmit state machine 409 simultaneously reads transmit state memory 406 to determine the previous state of the customer line, and reads transmit command memory 407. Transmit state machine 409 uses the information from these memories to determine the new state of the customer line, and to determine the data bit to be transmitted to the customer. Transmit state machine then writes the new line state back into transmit state memory 406 at the memory location associated with the customer whose line is being serviced. If transmit state machine 409 takes a new data byte from transmit command memory 407, it requests another data byte for that customer by, placing a next byte request into transmit status FIFO 408. Included in this FIFO entry is the customer number associated with the next byte request. This customer number is obtained from transmit channel counter 410. Transmit channel counter 410 then increments, and the circuit action repeats for the next customer line. By using this sequence, transmit state machine 409 creates two multiplexed bit streams. Transmit state machine 409 alternates the transmission of these two multiplexed bit streams, such that one multiplexed bit stream is forwarded to group distributor circuit 205 via cable 423, and the other multiplexed bit stream is forwarded to group distributor circuit 206 via cable 424.
DMA processor 209 is shown in greater detail in FIG. 5. DMA processor 209 is the basic interface between formatter 207 and main memory 211. In the transmit direction, DMA processor 209 reads main memory 211 in order to extract packets that could be destined for any one of the 128 customers. The packets are read one byte at a time, and are forwarded to DMA processor 209 via system bus 220. DMA processor 209 then forwards the bytes to formatter 207 via cables 412 and 413. In the receive direction, DMA processor 209 receives data from any one of the 128 customers, one byte at a time, from formatter 207 via cable 412. DMA processor 209 then writes these bytes into main memory 211 via system bus 220.
DMA processor 209 contains a number of logic and memory elements that are used to communicate between main processor 225, main memory 211 and formatter 207. The memory elements are described first. The logic elements are then described in conjunction with the data flow description.
Communication between main processor 225 and DMA processor 209 is accomplished via global command memory 511, global status memory 512, channel command FIFO 507, channel status FIFO 508, and shared memory 506. Global memories 511 and 512 are used for commands and returning status information that affects the entire DMA processor 209 operation; channel FIFOs 507 and 508 are used for commands and returning status information that affects per customer channel operation. Global commands passed from main processor 225 to global command memory 511 include initialization and interrupt commands that occur only during initialization, or during failures. Status information passed from global status memory 512 include various error and interrupt messages.
Channel command FIFO 507 is used to pass per channel commands from main processor 225 to DMA processor 209. Each FIFO entry includes the customer number to which the command applies, as well as the command. The command portion of the entry can be such things as an indication that there is a packet ready to be sent to a customer, or a command to loop the data for maintenance purposes. A command to loop data is used to test data subscriber interface 104. In addition, the command portion contains a bit that, when set, causes DMA processor 209 to read a portion of shared memory 506 that contains additional command information for the specific customer.
Channel status FIFO 508 is used to pass status information from DMA processor 209 to main processor 225. Each FIFO entry contains the customer number to which the FIFO entry applies, and the status information. The status information can be transmit good, indicating that a frame was successfully sent to the proper customer; receive good, indicating that a frame was successfully received from a customer and forwarded to main memory 211; or first byte received, indicating to main processor 225 that the buffer allocated to a customer is being used. This is a warning to main processor 225 that it must now allocate another buffer to that customer in order to allow DMA processor 209 to receive more messages from that customer. In addition, various maintenance status reports are transferred by this FIFO.
Shared memory 506 is written and read by Main processor 225 and DMA processor 209. Shared memory 506 contains a separate 16 word (32 byte) memory block for each of the 128 customers. Included are memory locations for the following: the transmit start address, which is the address in main memory 211 that contains the data bytes to be transmitted to the respective customer; the transmit byte count, which is the total byte count of the frame stored in main memory 211 that is to be transmitted to a specified customer; the receive start address, which is the address in main memory 211 to which the data received from a specified customer is to be written; the receive length, which is the length of the buffer to which data from a specified customer is to be written; and the actual receive byte count, which is the total number of bytes actually received. The other words in shared memory 506 for each separate customer are words that convey maintenance information. Shared memory 506 is discussed in greater detail with respect to FIG. 19.
Consider an example of the transmission of a frame from main memory 211 through DMA processor 209 and formatter 207, to customer 100. Before the data is transferred out of main memory 211, main processor 225 passes the transmit start address and byte count of the frame to shared memory 506, as follows. Main processor 225 forwards the start address and byte count on system bus 220. The address sent by main processor 225 is the location in shared memory 506 that is associated with customer 100. The information passes through parity logic 509, which verifies the sense of parity. The information is then written into the correct portion of shared memory 506. DMA processor 209 is now ready to begin receiving the frame.
Main processor 225 notifies DMA processor 209 that there is a frame ready to be transmitted to customer 100 via a command written into channel command FIFO 507. This command is passed via system bus 220 and is passed through parity logic 509. The address transmitted by main processor 225 is the address associated with channel command FIFO 507; the FIFO data from main processor 225 includes the customer number (in this case customer 100) as part of the entry. Microprocessor 501 then reads channel command FIFO 507 and determines that there is a frame ready to be transmitted to customer 100. Microprocessor 501 reads shared memory 506 at the location associated with customer 100 and causes DMA logic 504 to read the first byte out of main memory 211 at the location specified in the shared memory entry. This first byte is transferred to DMA processor 209 via system bus 220. Microprocessor 501 then activates formatter interface 502 via enable circuit 503, and causes the data byte to be written into transmit command memory 407, as follows. DMA processor 209 transmits a signal via conductor 415, indicating to formatter 207 that a transmit memory write will take place. DMA processor then forwards the byte using cables 412 and 413. Cable 412 transfers the actual data, and cable 413 is the address of the memory location in transmit command memory 407 that is associated with customer 100. Transmit state machine then reads transmit command memory 407 and begins to process the data byte. Formatter 207 immediately requests the next data byte by placing a next byte request into transmit status FIFO 408. This FIFO entry includes the customer number (in this example, customer 100) as part of the entry. Formatter 207 indicates to DMA processor 209 that it has placed an entry into transmit status FIFO 408 by transmitting a signal via conductor 420.
DMA processor 209 reads transmit status FIFO via a signal on conductor 418, determines that formatter 207 will soon need the next data byte for customer 100, and reads the next byte out of main memory 211 using the previously noted method. This process continues until DMA processor 209 has read the entire frame from main memory 211 and has transferred that frame to formatter 207. The last byte is known because main processor 225 placed the length of the frame into shared memory 506 before the transmission took place. DMA processor 209 maintains a counter that increments each time a byte is read, and compares this counter with the byte count included in the frame. When the last byte has been transferred to formatter 207, DMA processor 209 informs formatter 207 that the last byte has been transferred by placing an end of message command into transmit command memory 407. Formatter 207 responds to this end of message command by appending a CRC code to the end of the frame that is being sent to customer 100.
Consider an example of receive data flow from customer 100 through formatter 207 and DMA processor 209, to main memory 211. Data from customer 100 and from the other customers connected to group distributor circuit 205 is sent in a multiplexed serial bit stream to formatter 207 via conductor 421 and is formatted by receive state machine 404. Once receive state machine 404 has assembled a complete byte for customer 100, it writes this byte into receive status FIFO 403. Part of the FIFO entry is the customer number to which the entry applies (in this example, customer 100). Formatter 207 then notifies DMA processor 209 that it has made an entry into receive status FIFO 403 by placing a signal on conductor 426. DMA processor 209 reads receive status FIFO 403 by placing a signal on conductor 419; this causes the contents of the FIFO to be transferred to DMA processor 209 via cable 412.
Once DMA processor 209 has received the receive data byte, it reads shared memory 506 at the location associated with customer 100 to determine into which buffer in main memory 211 the byte is to be written. At the same time, DMA processor places an entry into channel status FIFO 508 indicating that the first byte of a frame from customer 100 has been received and is about to be written into main memory 211. This is an indication to main processor 225 that it must allocate another buffer for customer 100 in order to be able to receive subsequent frames. DMA processor 209 then writes the first byte into main memory 211 via DMA logic 504. This process continues until DMA processor 209 has written the entire frame from customer 100 into main memory 211. After the last byte of the frame has been received, formatter 207 notifies DMA processor 209 of this fact via an entry in receive status FIFO 403. If the entire frame has been successfully received from customer 100 and successfully written into main memory 211, DMA processor 209 places an entry into channel status FIFO 508 indicating that a frame from customer 100 has been successfully received. If at any time during the transfer of the frame an error is indicated, a frame unsuccessfully received entry is placed into channel status FIFO 508.
Control buffer 208 is shown in greater detail in FIG. 6. Control buffer 208 provides a communications path between main processor 225 and each of the 128 line circuits. This communications path is used for control and status information, such as ringing detection and carrier detect for modem operation.
Control buffer 208 receives control information from main processor 225 via system bus 220, and forwards the control information to the appropriate line circuit via either group distributor circuit 205 or 206. The appropriate line circuit receives the control information, adds the appropriate status information in response to the control information, and returns both the control information (which is echoed) and the appropriate status information to control buffer 208. Main processor 225 then reads the status and echoed control information from control buffer 208 and verifies that the echoed control information is identical to the transmitted control information by comparing the two sets of control information using well known programming techniques.
Control buffer 208 receives control information from main processor 225 on system bus 220 via bus interface logic circuit 618. This control information is then written into buffer 601 via multiplexer 610 at the address specified by main processor 225, and decoded by address decoder 616. Buffer 601 contains separate memory locations for each of the 128 customers. These memory locations provide one word for control data, and one word for status and the return of the echoed control word. The 614.4 kb/sec control data, which contains two address bits and eight data bits, is sent to the appropriate group distributor circuit 205 or 206 via control buffer data bus 635 and output shift register 606. The group distributor to which the control data is transmitted is selected by multiplexer 602. One bit time after receiving the last control data bit, the line circuit that received the data echoes the eight control bits, and two bit times later, the line circuit sends eight status bits in response to the control data bits. The control and status bits pass through demultiplexer 603 and are shifted into input shift register 607. From there, they are written into the appropriate location in buffer 601, via control buffer data bus 635. The address is determined by line counter 612. Main processor 225 periodically reads buffer 601 in order to extract the returned status information from the individual line circuits.
The individual line circuit to which the control word is sent is determined via the line circuit address used in conjunction with the two address bit that are originated by line counter 612 and sent with the control word. The line circuit address is the address of one of the 32 line circuit cards that are associated with data subscriber interface 104. The two address bits are used to identify the specific one of the four line circuits that are contained in each line circuit card. For example, an address bit combination of "00" designates the line circuit associated with customer 100 of line circuit card 201-1, and an address bit combination of "01" designates the line circuit associated with customer 101 of line circuit card 201-1.
The integrity of the control and status data is protected in two ways: by a parity check scheme, and by verifying that the address corresponding to the customer receiving the data is correct. The address check operates in the following manner. During initialization, line counter 612 and check counter 613 are set to the same value by main processor 225. These two counters run in step as line counter 612 increments through each of the 128 customer numbers. The address sent by control buffer 208 via cable 632 and multiplexer 604 is returned by the associated group distributor circuit via demultiplexer 605 and cable 630. The returned address is compared with the address from check counter 613 by check comparator 615; if there is a difference, check comparator 615 notifies main processor 225 via interrupt logic 617.
The parity check operates in the following manner. Control buffer 208 sends one parity bit with each control word to each of the 128 line circuits, using a "promenade" parity scheme, which operates as follows. Control buffer 208 normally sends odd parity; however, within each cycle of sending one control word to each of the 128 line circuits, exactly one line circuit receives even parity. The line circuit that receives the even parity changes by one for each cycle, until each of the 128 line circuits has received even parity. This pattern then repeats. For example, during the first cycle of sending control words, the line circuit associated with customer 100 receives even parity; during the second cycle, the line circuit associated with customer 101 receives even parity. This continues until each of the 128 line circuits has received even parity. A line circuit that receives even parity with the control word ignores that word and returns bad parity to parity register 609. Main processor 225 can test the line circuits by comparing the line circuit that returned bad parity with the line circuit that was selected to return bad parity.
The line circuit that is to receive even parity is determined by promenade parity counter 611, which sequentially counts from 0 to 127. Promenade parity comparator 614 receives the count signal from promenade counter 611 and the line circuit address via cable 632. Thus, the line circuit whose number is currently in promenade parity counter 611 receives the even parity, via a signal on conductor 631, which is transmitted from promenade parity comparator 614 to parity check/generator 608. All parity bits are forwarded, along with the control word to the individual line circuits via output shift register 606. Each of the 128 line circuits returns one parity parity bit along with each returned status word. This parity is calculated over all 16 bits of the returned status and control word. This parity bit is the identical sense of the parity bit the line circuit received. Thus, if a line circuit receives even parity, it returns even parity; if it receives odd parity, it returns odd parity. Parity check/generator 608 compares the parity returned from a line circuit via input shift register 607 with the parity that was sent (this is obtained from the signal on conductor 631). If this comparison results in a mismatch, indicating a parity error, parity check 608 writes a parity error indication into parity register 609. This register is periodically read by main processor 225, to allow for notification of parity errors.
Group distributor circuit 205 is shown in greater detail in FIG. 7. Group distributor circuit 206 is identical to group distributor circuit 205. In the transmit direction, group distributor circuit 205 receives a multiplexed serial bit stream from formatter 207 on cable 217. This multiplexed bit stream consists of one data bit and one parity bit for each of the 64 customer that are connected to group distributor circuit 205. Group distributor circuit 205 multiplexes the parity bits and the data bits and transmits them in parallel (16 bits at a time) to each of the 16 line circuit cards, such as line circuit cards 201-1 and 201-16. In the receive direction, group distributor circuit 205 receives data and parity bits in parallel from each of the 16 line circuits, and demultiplexes them into two serial bit streams: one bit stream containing data, and the other bit stream containing parity from each of the 64 customers that are connected to group distributor circuit 205. This serial bit stream is forwarded to formatter 207 via cable 217. In addition to the data transfer, group distributor circuit 205 receives control information from, and transmits control information to, control buffer 208.
Group distributor circuit 205 is divided into three parts: transmit data and parity, receive data and parity, and status and control. The transmit data and parity part comprises shift registers 701 and 703, registers 702 and 704, and multiplexer 705. In addition, counter 706 controls the timing functions for all three parts, via signals from system clock 250 on cable 913. The timing signals from cable 913 are additionally distributed to line circuits 201-1 through 201-16 via AND gate 711 and conductor 733.
Transmit data and parity are received from formatter 207 on conductors 720 and 721. Transmit data is shifted into register 703, and transmit parity is shifted into register 703. After 16 bits have been shifted into each register, the bits in register 701 are transferred into register 702, and the bits in register 703 are transferred into register 704. Counter 706 alternately activates registers 702 and 704. When the respective register is activated, its contents are transmitted, via multiplexer 705, to each of the 16 line circuit card 201-1 through 201-16, via conductors 215-1 through 215-16. Thus, each of the 16 line circuits simultaneously receives one data bit, followed by one parity bit. Each line circuit has connected to it four customers, which can be designated "a" through "d". During the first cycle of the previously mentioned operation of transmitting data and parity bits, each of the 16 customers designated as "a" receives one data bit, followed by one parity bit. During the second cycle, each customer designated as "b" receives one data bit, followed by one parity bit. This process continues for the customers designated as "c" and "d".
Each of the 16 line circuits transmits one data bit, followed by one parity bit to group distributor circuit 205 via conductors 216-1 through 216-16. The 16 data bits are written into register 708 and the 16 parity bits are written into register 710, under control of counter 706. After registers 708 and 710 have received the bits, the bits are forwarded to shift register 707 (for receive data bits), and register 709 (for receive parity bits). The contents of registers 707 and 709 are then transferred in a serial manner to formatter 207 via conductors 724 and 725. The cycle that determines the bit position of each of the customer's "a" through "d" is identical to that of the transmit cycle, as previously described.
The status and control part of group distributor circuit 205 comprises demultiplexers 712 and 713, multiplexer 714, and error check circuit 715. Group distributor circuit 205 receives from control buffer 208 control words via conductor 727, and line circuit addresses via address bus 726. Upon receiving a line circuit address and associated control word, group distributor circuit 205 generates an enable signal to the specific line circuit, determined by the address on address bus 726, via conductors 730-1 through 730-16, and passes the control word to the associated line circuit via demultiplexer 713 and conductors 731-1 through 731-16. After receiving the control word, the associated line circuit echoes the control word, followed by a status word. The control and status words are received by group distributor circuit 205 on the associated conductor 732-1 through 732-16, and are sent to control buffer 208 via multiplexer 714 and cable 728. In addition, group distributor circuit 205 echoes the line card address via address return bus 740. Error check circuit 715 checks the parity over the status lines to find multiselect errors, and reports errors to interrupt logic 617 (located in control buffer 208) via conductor 729.
Error check circuit 715 is shown in greater detail in FIG. 8. Error check circuit 715 detects multiselect errors, which are errors that occur when a line circuit that was not selected to return a status word does return a status word, or when more than one line circuit simultaneously returns a status word. Error check circuit 715 operates by generating parity based on the status leads of each of the 16 line circuit cards, and comparing the generated parity against the expected parity. The expected parity is the parity expected from the 1 of 16 line circuit cards that is currently selected to return a status word.
During each bit time, buffer 801 interrogates the status leads from each of the 16 line circuit cards on conductors 732-1 through 732-16. During normal operation, only 1 of the 16 line circuit cards actually returns a status bit during the bit time; the other 15 line circuits cards return a "0". The line circuit card selected to return the status bit is determined from a 4-bit address on address leads 811-1 through 811-4. Data selector 802 uses this address to properly condition conductor 806 to transmit the expected sense of parity to parity generator 803 and inverter 807. The expected sense of parity is determined from the state of the selected status lead 732-1 through 732-16. For example, a "0" on the selected conductor 732-1 through 732-16 is inverted by inverter 807, and causes parity generator 803 to expect even parity. Similarly, a "1" on the selected conductor 732-1 through 732-16 is inverted by inverter 807, and causes parity generator 803 to expect odd parity. Parity generator 803 compares the parity generated over all 16 status leads 732-1 through 732-16 with the parity of the selected status lead 732-1 through 732-16, and generates a signal on conductor 808. If the sense of parity agrees, parity generator 803 generates a "1" on conductor 808; this keeps flip-flop 804 set. If the sense of parity does not agree, parity generator 803 generates a "0" on conductor 808; this resets flip-flop 804. When flip-flop 804 is reset, an error indication is passed to interrupt logic 617 (located on control buffer 208), via conductor 729. The timing of flop-flop 804 is controlled via a timing signal on conductor 809, and inverter 805.
System clock 250 is shown in greater detail in FIG. 9. System clock 250 provides the main clock signals for formatter 207, DMA processor 209, and the individual line circuit cards (via group distributor circuits 205 and 206). The primary clock signal is 12.288 MHz, which is generated by crystal oscillator 901. The clock signals for the previously mentioned circuits are generated by various frequency dividers and decoders, and are distributed to the various circuits via cables 913 through 916. Crystal oscillator 901 can either free-run, or can be synchronized with an external signal via conductor 917.
Clock synchronization is provided in the following manner. Oscillator 901 generates a 12.288MHz signal, which is divided by 3072 via divider 905 to produce a 4 kHz signal. This 4 kHz signal is sent to exclusive OR gate 904 via conductor 918. Exclusive OR gate 904 also receives a 4 kH signal, via conductor 918 and divider 906. Exclusive OR gate 904 compares these two 4 kHz signals and generates a feedback voltage to oscillator 901 via conductor 919 to maintain synchronization. Synchronization check circuit 903 also receives the two 4 kHz signals; if synchronization check circuit 903 detects a loss of synchronization, it generates a sync loss signal, which is sent to interrupt logic 617 via conductor 920.
The fundamental frequency from oscillator 901 is divided via dividers 907 and 908, and sent to decode 910 to produce the P1 and P2 clock signals. The P1 and P2 signals are sent to formatter 207 via cable 915 and are used to control the reading and writing functions. The output of divider 908 is also used to generate a 307.2 kHz, 614.4 kHz, and 1.228 MHz signal. The 307.2 kHz signal is passed to formatter 207 via cable 915 and is used for multiplexing customer data. The 614.4 kHz signal is passed to formatter 207 via cable 915 and to group distributor circuits 205 and 206 via cables 913 and 914. In formatter 207, this signal serves as the principal clock signal from which the other clocks signals in formatter 207 are generated. In group distributor circuits 205 and 206, this signal serves as the framing signal for each of the line circuit cards. The 1.228MHz signal is passed to formatter 207 via cable 915 and to DMA processor 209 via conductor 916. DMA processor 209 and formatter 207 use this signal to avoid conflicts in accessing receive command memory 402 and transmit command memory 407.
The output from divider 908 is also passed to divider 909 to produce, via decode 911, the 4.8 kHz frame clock. This signal is passed to formatter 207 via cable 915 and corresponds to the 4800 baud rate of the customer lines. The output of divider 909 produces two framing signals: one signal is passed to group distributor circuit 205 via cable 913, the other signal is passed to group distributor circuit 206 via cable 914. Delay circuit 912 imposes a 1.63 microsecond delay between the signals on cables 913 and 914.
Transmit state machine 409 is shown in greater detail in FIG. 10. Transmit state machine 409 comprises a programmable logic array (PLA), and a number of associated hardware components that cooperate to perform the actual transmit data formatting. The following description pertains to the transmit data associated with customer 100; it should be understood that transmit state machine 409 performs similar functions for the transmit data associated with each of the other 127 customers. Transmit stat machine 409 performs the following formatting functions: transmits an idle pattern (continuous 1's) during times that the circuit is idle; transmits an abort (seven consecutive "1's") when required, as an indication to the customer that the packet currently being transmitted should be ignored; transmits a continuous flag pattern (01111110) at the beginning and end of each packet, and during times that the circuit is not idle, but is not transmitting a packet; does bit stuffing; continuously calculates a CRC code as the packet is being transmitted; and places the final CRC code that has been calculated over the entire packet into the CRC field of the packet.
PLA 1001 contains the logical circuitry for transmit state machine 409. PLA 1001 receives data and control information from DMA processor 209 via transmit command memory 407. Transmit state machine 409 performs its formatting functions one bit at a time, under control of transmit channel counter 410. Transmit channel counter 410 continuously counts from 0 to 127; the current count of transmit channel counter 410 is the number of the customer whose data bit is currently being formatted. After the formatting of one bit takes place, transmit state machine 409 stores the state of customer 100's line in transmit state memory 406. When transmit state machine 409 is sequenced, via transmit channel counter 410, to format the next bit for customer 100, transmit state machine 409 reads transmit state memory 406 to determine the current state of the line, performs the formatting function on the new bit, and then writes the new state of the line back into transmit state memory 406. Each time DMA processor 209 sends a new data byte, it alternates the state of toggle bit field 1050 in transmit command memory 407. The state of toggle bit field 1050 that was transmitted by DMA processor is copied and stored in toggle bit field 1046 of transmit state memory 406. Each time that customer 100 is sequenced via transmit channel counter 410, exclusive OR gate 1021 compares the sense of toggle bit fields 1046 and 1050 via conductors 1047 and 1048. If exclusive OR gate 1021 detects a disagreement in the sense of these two bits (indicating that a new data byte has been written into transmit command memory 407) exclusive OR gate 1021 indicates this to PLA 1001 via a signal on conductor 1049. PLA 1001 reacts to this signal by proceeding with the data transfer.
Normal data transfer from transmit state machine to a customer is done in the following manner. Data from DMA processor 209 is transferred to formatter 207 via an entry in field 1019 of transmit command memory 407. The data from field 1019 is transferred to field 1017 via bus 1052, data selector 1007, and bus 1056, under control of PLA 1001 via conductor 1053. During each time slot, the data in field 1017 is right-shifted one bit position by bit shift circuit 1006, as follows. During each time slot, the contents of field 1017 are transferred to bit shift circuit 1006 via conductor 1057. Bit shift circuit 1006 performs the right-shift operation, and transfers the shifted data to data selector 1007 via conductor 1058. Data selector 1007 then writes the shifted data back into field 1017 via bus 1056. The least significant bit of the data from field 1017 passes to data selector 1002 via bus 1032. PLA 1001 uses cable 1031 to select the data on bus 1032 as the output data from data selector 1002. The data is then passed, via bus 1036, to parity generator 1005 and to buffers 1003 and 1004. Parity generator 1005 generates one parity bit for each data bit, and passes this parity bit to buffers 1003 and 1004. Buffer 1004 handles all data and parity bits for all customers associated with group distributor circuit 205 and buffer 1003 handles all data and parity bits for all customers associated with group distributor circuit 206. The buffer selected to transmit the data and parity bits is determined via a signal from transmit channel counter 410
Bit stuffing is done in the following manner. Increment 1010, AND gate circuit 1011, and field 1015 cooperate to count the number of consecutive "1's". Each data bit from data field 1017 is passed, via data selector 1002, to AND gate circuit 1011 via conductor 1025. Each "1" contained in the least significant bit position in data field 1017 causes increment 1010 to increment, and place the result of the counter into field 101 via cable 10265. Each "0" contained in the least significant bit position of data field 1017 causes AND gate circuit 1011 to reset field 1015 to "0". The current count in field 1015 is passed to increment 1010 and five 1's detector 1009 via cable 1027. If the count in field 1015 reaches "5", indicating that five "1's" have been transmitted in succession, five 1's detector 1009 signals this fact to receive PLA 1001 via conductor 1060. This signal causes PLA 1001 to signal data select 1002 to place a stuffed " 0" into the data stream at the beginning of the next time slot. This is done by causing the "0" signal on conductor to be selected and thus to be passed, via bus 1036, to buffers 1003 and 1004, and parity generator 1005. When a bit stuff operation occurs, receive PLA 1001 also signals shift circuit 1006, via conductor 1059, not to shift the data.
CRC generation is done in the following manner. CRC generator 1008 receives each data bit via conductor 1040, and continually calculates the CRC for the data bits (excluding stuff bits) received thus far. After each CRC calculation, CRC generator 1008 stores the result in field 1014, via conductor 1039. After the last bit of the last data byte has been transmitted, CRC generator 1008 shifts the final calculated CRC code, one bit at a time, to data selector 1002 via conductor 1033, under control of PLA 1001 via conductor 1061. PLA 1001 then signal data selector 1002, via cable 1031, to use the calculated CRC code as its output. This CRC code is sent, one bit at a time, to buffers 1003 and 1004, and to parity generator 1005.
PLA 1001 must be notified when a complete byte has been transmitted, in order to obtain new bytes from DMA processor 209, and in order to properly signal the transmission of the CRC code at the end of the packet. Determining when a complete byte has been transmitted is done in the following manner. Each time a bit other than a stuff bit is transmitted, PLA 1001 signals bit increment 1013 via a signal on conductor 1043. Each time bit increment 1013 is signaled, it increments bit count field 1016 via AND gate circuit 1012 and conductor 1044. When field 1016 indicates that eight bits have been transmitted, 8-bit detector 1018 is signaled via a cable 1041; this causes 8-bit detector 1018 to notify PLA 1001, via a signal on conductor 1045, that a complete byte has been transmitted. PLA 1001 then clears field 1016 via AND gate circuit 1012 and conductor 1042.
Idle and flag patterns are transmitted under control of PLA 1001 and data selector 1002. This is done by PLA 1001 properly selecting, via cable 1031, the appropriate "0" and "1" signal from conductors 1034 and 1035.
The state diagrams for transmit state machine 409 are shown in FIGS. 11 through 14. State 1100 is the initial state of transmit state machine 409. If DMA processor 209 issues an abort command, transmit state machine 409 executes states 1103, 1101, 1104, 1105, 1106, and 1107; this sequence causes transmit state machine 409 to place an abort entry into transmit status FIFO 408, and to transmit a series of eight "1's". If DMA processor 209 does not issue an abort command, transmit state machine 409 executes states 1102, 1101, 1104, 1105, 1106, and 1107; this sequence causes transmit state machine 409 to transmit a series of eight "1's" without placing an entry into transmit status FIFO 408. Transmit state machine 409 remains in state 1107 as long as either an idle or abort command is being transmitted by DMA processor 209.
When DMA processor 209 removes the idle and abort commands, transmit state machine 409 executes states 1108 through 1111. This causes a flag pattern to be generated, as follows: state 1108 transmits a "0", state 1109 transmits five "1's" because it is repeated five times, state 1101 transmits a "1", and state 1111 transmits a "0". In addition to transmitting a "0", state 1111 clears bit count field 1016, presets CRC field 1014 and clears toggle bit field 1046 in transmit state memory 406. If any one of the following conditions are present, states 1108 through 1111 will be continually repeated: transmit status FIFO 408 is full, the last data byte has been transmitted, the send bit in field 1051 of transmit command memory 407 has not been set, or the toggle bit output from exclusive OR gate 1021 (conductor 1049) indicates that a new byte has not been received. If none of these previously mentioned conditions are met, state 1113 is executed.
When state 1113 is executed, several actions occur. First, the transmit data contained in field 1019 of transmit command memory 407 is transferred to data field 1017 of transmit status memory 406 via bus 1052 and data selector 1007. Data selector 1007 is controlled by PLA 1001 via conductor 1053. Next, bit count field 1016 is incremented by one, CRC field 1014 is updated with the current value via CRC generator 1008 and conductor 1039, the data in data field 1017 is right-shifted one bit position via bit shift circuit 1006, a next byte request is placed into transmit status FIFO 408 via conductor 1054, and the sense of toggle bit field 1046 in transmit status memory 406 is updated to agree with the sense of toggle bit field 1050 in transmit command memory 407. Finally, the first data bit is transferred from data field 1017 to the appropriate group distributor circuit, as previously described. After state 1113 is executed, state 1112 is executed. State 1112 performs bit count field updating, CRC calculation, right-shifting of data, and data bit transmission in manner identical to that of state 1113. State 1112 is repeatedly executed until five 1's detector 1009 detects five consecutive "1's", until eight bits are transmitted, or until an error condition occurs. When five "1's" are detected, state 1114, which performs the bit stuffing function, is executed. State 1114 stuffs a "0" into the data stream via data selector 1002 and cable 1031; however, the stuffed "0" does not increment bit count field 1016. State 1113, 1112, or 1114 is executed until the entire frame has been transmitted, as follows. State 1113 is executed during the transmission of the first bit of a new byte, state 1112 is executed after the first bit of a new byte has been transmitted, and state 1114 is executed each time it is necessary to stuff a "0" into the bit stream.
After an entire packet has been transmitted, transmit state machine 409 will execute either state 1117 (if good CRC is to be transmitted), or state 1124 (if bad CRC is to be transmitted). The end of the packet is indicated by a "1" in field 1055, which indicates that the last byte has been transferred from DMA processor 209 to formatter 207. The type of CRC to be transmitted is determined from field 1051, which is written by DMA processor 209. If field 1051 is "0", good CRC is transmitted; if field 1051 is "1", bad CRC is transmitted. If good CRC is to be transmitted, transmit state machine 409 goes to state 1117 via transition 1134 and executes states 1117, 1116, 1118, 1120, and 1121 as required. State 1117 transfers the first bit of the CRC code from CRC generator 1008 to data selector 1002, updates CRC field 1014, increments bit count field 1016 (which is counting the number of bits that are being transmitted in the CRC field), and places a next byte request into transmit status FIFO 408. This FIFO entry informs DMA processor 209 that formatter 207 is now transmitting the CRC bits. States 1116 and 1120 transmit each bit of the CRC code and increment field 1016 after each CRC bit is transmitted. Additionally, states 1118 and 1121 perform bit stuffing as required. After the last CRC bit has been transmitted, states 1122, 1123, and 1115 are executed to transmit the end flag pattern of the packet. At this time, transmit state machine 409 returns to state 1111 via transition 1135 in order to transmit the next packet.
If DMA processor 209 indicates, via field 1051, that bad CRC is to be transmitted, transmit state machine 409 goes to states 1124 through 1126. States 1124 through 1126 generate the bad CRC pattern, which is 16 bits of alternate "0" and "1". The number of bad CRC bits is maintained via field 1016.
Receive state machine 404 is shown in greater detail in FIG. 15. Receive state machine 404 comprises a programmable logic array (PLA), and a number of associated hardware components that cooperate to perform the actual receive data formatting. The following description pertains to the receive data associated with customer 100; it should be understood that receive state machine 404 performs similar functions for the receive data associated with each of the other 127 customers. Receive state machine 404 performs the following formatting functions: performs flag and packet recognition, does bit unstuffing, performs character assembly and passes characters to DMA processor 209, calculates and checks the CRC of each incoming packet, notifies DMA processor 209 at the end of each frame with good or bad CRC status, detects aborted frames and notifies DMA processor 209 of aborted frames, and notifies DMA processor 209 of idle lines. In addition to these formatting functions, receive state machine 404 also has the capability of looping data from the transmit data path directly to the receive path, in order to test both data paths.
Receive state machine 404 performs formatting functions for each of the 128 customers. Data and parity from each of the 128 customers are received from group distributor circuits 205 and 206 via cables 421 and 422. The customer to which the present incoming bits are associated is determined from receive channel counter 405. Receive channel counter 405 is preset to 49, wraps around from 127 to 0, and continues to count to 48. This preset creates an 80 bit time delay between the transmit and receive state machines. This occurs because of delays encountered from the data passing through the group distributor circuits and the line circuits. Each time receive channel counter 405 increments, receive state machine 404 reads receive state memory 401 and receive command memory 402 at the memory locations corresponding with the customer currently being serviced. The proper address in these memories is determined from receive channel counter 405, which properly addresses receive state memory 401 via bus 1520, and receive command memory 402 via conductor 1521.
Flag, abort, and idle line recognition is done in the following manner. The incoming bits, which include flags, data bits, stuff bits, and associated parity bits, are received from group distributor circuit 205 on cable 421 and from group distributor circuit 206 on conductor 422. This data is passed through latch 1515 to data selector 1516. Data selector 1516 normally selects data from latch 1515 as its input; it selects data from latch 1514 as its input only during a loop operation, as described later. Similarly, parity selector 1543 normally selects parity from latch 1515 as its input; it selects parity from latch 1514 as its input only during a loop operation. The data from data selector 1516 is passed to flag PLA 1502 via conductor 1522; the state of flag PLA 1502 is then written into field 1540 via cable 1539. Flag PLA 1502 detects flag patterns, abort patterns, and idle line patterns. Each time one of these patterns is detected, flag PLA 1502 passes the appropriate indication to receive PLA 1501 via cable 1518. The parity bits selected via parity selector 1543 are forwarded to parity check circuit 1541, which checks for parity errors. If any parity errors are found, that fact is reported to receive PLA 1501 via conductor 1542.
Bit unstuffing is done in the following manner. After flag PLA 1502 has detected a flag, it counts the number of consecutive "1's". Each time five consecutive "1's" are counted, and the next bit is a "0", flag PLA 1502 determines that this next bit is a stuffed "0"; flag PLA 1502 effectively removes this stuffed "0" by activating conductor 1519. When conductor 1519 is activated, bit counter 1508, shift circuit 1507, and CRC circuit 1509 ignore the stuffed "0", which removes it.
Data transfer from customer 100 to DMA processor 209 is done in the following manner. Each new data bit is received from group distributor circuit 205 on cable 421 and is transferred to the most significant bit position of shift circuit 1507 via conductor 1522. The new data bit, along with the shifted previous data bits, are then written into data field 1523 of receive state memory 401 via bus 1524. Each incoming data bit that is not a stuff bit causes bit counter 1508 to increment by one. The current bit count is stored in field 1525 via cable 1526. Once bit counter 1508 reaches eight, indicating that an entire data byte has been assembled, it signals this to receive PLA 1501 via conductor 1527. Receive PLA 1501 responds to this signal by placing a FIFO write signal on conductor 1529 and activating data selector 1511 via a signal on conductor 1528; this causes the data from bit field 1523 to be written into receive status FIFO 403 via bus 1530. If receive status FIFO 403 is full, it indicates this fact to receive PLA 1501 via a signal on conductor 1531.
CRC checking is done in the following manner. Each new data bit is passed from data field 1523 to CRC circuit 1509 via conductor 1517. CRC circuit 1509 calculates a new CRC code based on each new data bit, and writes the new value into field 1533 via cable 1534. With each new bit received, CRC circuit updates field 1533 with the CRC code calculated over the data bits received thus far. After an entire packet has been received (determined by the detection of a flag by flag PLA 1502), CRC circuit 1509 compares the CRC code that it calculated over the entire packet (including the CRC field) with a fixed constant. If there is a mismatch between the calculated CRC code and the fixed constant, CRC circuit 1509 generates a bad CRC signal on conductor 1535; if there is no mismatch, CRC circuit 1509 generates a good CRC signal on conductor 1535. This CRC signal (good or bad) is written into receive status FIFO 403 along with other status information that is generated by receive PLA 1501 and written into receive status FIFO 403 via conductor 1536 and data selector 1511.
Data looping is done in the following manner. Memory 1513 contains separate memory locations for each of the 128 customers. During normal operation, memory 1513 is loaded with transmit data and parity via cables 423 and 424 at the address specified by transmit channel counter 410 via selector 1512, which receives its timing signal from formatter clock 425 via conductor 427. However, the data and parity contained in memory 1513 is ignored because data selector 1516 selects the normal receive data from cables 421 and 422. DMA processor 209 requests a data looping function by setting the loop bit in field 1538 of receive command memory 402. This bit causes data selector 1516 to select memory 1513 as its data input via conductor 1537, thus causing the transmit data in memory 1513 to be read from memory 1513 at the location specified by receive channel counter 405, via selector 1512, and formatted in exactly the same way as the normal customer receive data. It then causes the transmit data to be transmitted back to DMA processor 209 via an entry in receive status FIFO 403. During the looping process, any data from the customer that is present on cables 421 or 422 is ignored.
The state diagrams for receive state machine 404 are shown in FIGS. 16 through 18. State 1600 is the initial state of receive state machine 404. If the customer is idle, receive state machine 404 moves to state 1611 via transition 1615, and generates an idle condition to DMA processor 209 via a write command to receive status FIFO 403. Receive state machine 404 then remains in an idle state by continually executing state 1612. If the current state is 1600, and flag PLA 1502 detects a flag, indicating the possible start of a new packet, receive state machine 404 executes state 1601, which clears bit count field 1525. Next, state 1603 is executed. In state 1603, each new data bit is written into field 1523 and count field 1525 is incremented. State 1603 is repeated via transition 1616 until an entire data byte has been received. If a flag is detected as the next byte, it indicates that the previous flag was not the start of a new packet, but that it was a flag pattern that is transmitted between packets. Since the flag just received may be the start of a new packet, state 1601 is executed. Once an entire data byte has been received, state 1605 is executed. In state 1605, bit count field 1525 is cleared, the data byte contained in field 1523 is written into receive status FIFO 403, and the CRC check portion of CRC circuit 1509 is preset to all "1's". After state 1605 is executed once, state 1607 is executed. In state 1607, the next data byte is collected by writing each data bit into field 1523, and incrementing field 1525. After the entire data byte has been collected, state 1608 is executed. In state 1608, the just collected data byte is written into receive status FIFO 403 and bit count field 1525 is cleared. All subsequent data bytes of the packet are collected an written into receive status FIFO 403 by alternating the execution of states 1607 and 1608 via transitions 1617 and 1618. After the last data byte of a packet has been received (indicated by the reception of a trailing flag pattern), receive state machine 404 enters state 1606 via transition 1619. In state 1606 bit count field 1525 is cleared, and receive status FIFO 403 is written with an end of message indication. After state 1606 is executed, receive state machine 404 returns to state 1603 via transition 1620 to prepare to receive the next packet.
If receive state machine 404 receives an abort from the customer during the execution of states 1605, 1607, or 1608, and receive status FIFO 403 is not full, state 1609 is executed via transitions 1621 through 1623. When state 1609 is executed, field 1525 is cleared, an abort indication is written into receive status FIFO 403. After state 1609 is executed, state 1610 is executed; this state is repeatedly executed until either an idle or flag is received. If a flag is received, state 1601 is executed via transition 1632; if an idle is received, state 1611 is executed via transition 1633. In state 1611, an idle message is written into receive status FIFO 403.
If a parity error is detected, or if receive status FIFO 403 is filled when any state that writes to receive status FIFO 403 is executed, state 1613 is executed via transitions 1624 through 1633. State 1613 is repeatedly executed until FIFO 403 is no longer filled; at this time, state 1614 is executed. When state 1614 is executed, a receive overflow indication is written into receive status FIFO 403, and state 1610 is executed via transition 1634.
Shared memory 506 is shown in greater detail in FIG. 19. As previously described, sections of words in shared memory 506 are logically associated with a channel. Main processor 225 addresses shared memory 506 as if its logical address space includes only words that are utilized by both main processor 225 and DMA processor 209 contiguously within the same memory space; whereas, DMA processor 209 addresses shared memory 506 assuming that its logical address space includes words that are used solely by DMA processor 209. FIG. 19 illustrates shared memory 506 and the fact that shared memory 506 comprises two unique memory arrays 1909 and 1910. Each array contains 32 words associated with each channel. Main processor 225 addresses only shared array 1910 whereas DMA processor 209 addresses both local array 1909 and shared array 1910. Within DMA processor 209's logical address space with respect to any particular channel the 32 words in local array 1909 are contiguous with the 32 words in shared array 1910. Main processor 225 writes messages each having a plurality of words into shared memory 506 by executing sets of program instructions.
This arrangement of the DMA processor's logical address space is accomplished by using the fifth address bit from DMA processor 209 to determine whether to access local array 1909 or shared array 1910. By utilizing the fifth address bit, the DMA processor's logical address space appears to be contiguous with respect to both local and shared memory words associated with any particular channel.
Turning now to a more detailed description of the operation of FIG. 19, main processor 225 accesses shared array 1910 by transmitting an address and a read request via system bus 220. Memory control circuit 1906 is responsive to the read request received from system bus 220 via cable 1913 to enable address selector 1905 to select the main processor address from system bus 220 via cable 1914. Address selector 1905 transmits this address to shared array 1910 via cable 1915. Memory control 1906 is also responsive to the read request to transmit an enable signal via conductor 1919 to OR gate 1920. OR gate 1920 is in turn responsive to the enable signal received via conductor 1919 to enable shared array 1910 via conductor 1916 to access the memory location designated by cable 1915. After shared array 1910 has been enabled, memory control 1906 transmits a read request via conductor 1926 to shared array 1910. Shared array 1910 is responsive to the read request to access the addressed memory location. After the latter has been performed, shared array 1910 transmits the contents of the accessed memory location to demultiplexer 1904 via bus 1917. Memory control 1906 has also conditioned demultiplexer 1904 to transmit the data received via bus 1917 to system bus 220 via cable 1918. In addition, memory control 1906 transmits to main processor 225 via system bus 220 and cable 1913 a memory completion signal. Main processor 225 is responsive to the memory completion signal to read the transmitted data from system bus 220.
Main processor 225 performs a write operation on shared array 1910 in a similar manner with the exception that the data is received from system bus 220 by memory control 1906 properly conditioning data selector 1903. After being properly conditioned, the latter transmits the information to the shared array 1910 via bus 1917. This information is written into shared array 1910 by memory control 1906 transmitting a write signal via conductor 1926 and properly enabling shared array 1910 via conductor 1919, OR gate 1920, and conductor 1916. Shared array 1910 is responsive to the write signal to store the information on bus 1917 into the memory location addressed by the address transmitted via cable 1915.
DMA processor 209 accesses the arrays 1909 and 1910 via DMA processor bus 1902 in a similar manner. The main difference is that the fifth address bit, A5, transmitted via conductor 1922 from cable 1925 is used to determine whether to select array 1909 or array 1910. Note that the remaining 12 address bits on cable 1925 are used by address selector 1905. If A5 is a "1", shared array 1910 is selected; whereas if A5 is a "0", local array 1909 is selected. When a read request is received by memory control 1906, the latter transmits a signal via conductor 1921 and a read signal via conductor 1926. If a "0" is being transmitted as the fifth address bit via conductor 1922, AND gate 1907 is properly conditioned and transmits the enable signal to local array 1909 via conductor 1923. If the state of the fifth address bit is a "1" on conductor 1922, then AND gate 1908 is properly enabled and transmits and enable signal to shared array 1910 via conductor 1924, OR gate 1920, and conductor 1916. Either shared array 1910 or local array 1909 is responsive to the enable signal to access the address data and to transmit this data via bus 1917 to demultiplexer 1904. Also, memory control 1906 properly conditions demultiplexer 1904 so that the accessed data is properly transmitted to DMA processor bus 1902. A memory write operation by DMA processor 209 is similarly executed with the exception that data selector 1903 is properly conditioned so that the information is transmitted to the appropriate array via bus 1917 along with the write signal.
Flow charts for DMA processor 209 are shown in FIGS. 20 through 34. Routine main 2001, shown in FIG. 20, continually examines receive status FIFO 403, transmit status FIFO 408, and channel command FIF0 507 for entries. It then branches, via decision blocks 2002, 2004, and 2008, and execution blocks 2003, 2005, 2007, and 2009, to the appropriate routine after finding an entry: rfesact for a receive status entry, chcmdact for a channel command entry, cdiagptr for a maintenance entry, or xfesact for a transmit command entry. Routine cdiagptr is executed when maintenance is required. Since entries in transmit status FIFO 408 are the most time-critical, routine xfesact is executed 50 times, via execution blocks 2089 and 2090, and decision block 2091, for each time that routines rfesact, chdiagptr and chcmdact are executed.
The routine rfesact reads receive status FIFO 403 via execution block 2011 and determines if the FIFO entry is a data or control entry, via decision block 2012. If it is a control entry, rcontact is executed via execution block 2013; if it is a data entry, rdataact is executed via execution block 2014.
The routine rcontact is takes action when the end of a frame is received. Routine rcontact checks for parity error via decision block 2017; if there is no parity error, it continues with the next test. If there is a parity error, routine rcontact determines whether channel status FIFO 508 is full via execution block 2018 and decision block 2019. If the FIFO is full, routine rcontact generates an interrupt via execution block 2021; if the FIFO is not full, the routine places an error message into channel status FIFO 508 via execution block 2020. Routine rcontact then checks whether the receive portion of data subscriber interface 104 has been disabled, via decision block 2022. If the receive portion has been disabled, routine contact returns; if the receive portion has not been disabled, the routine determines whether the end of the frame has been received, via decision block 2024. If the end of the frame was not received, routine rcontact calls routine rccact, which is described later, via execution block 2025, and returns. If the end of the frame was received, routine rcontact writes the frame length into the receive buffer via execution block 2026 and clears bits in shared memory 506 and receive command memory 402 via execution block 2027. Routine rcontact then checks whether the frame received had bad CRC, via decision block 2028. If bad CRC was received, routine rbadcrc is executed via execution block 2029. Routine rbadcrc sends an error message that notifies main processor 225 that a frame with bad CRC has been received. If bad CRC was not sent, routine rcontact checks whether the received frame had a non-integer number of bytes, via decision block 2030. If a non-integer number of bytes was sent, routine nonint is executed via execution block 2031; if a non-integer number of bytes was not sent, routine gpktrcvd is executed via execution block 2032. Routine nonint sends an error message that informs main processor 225 that a frame with a non-integer number of bytes was received. Routine gpktrcvd sends the good packet received indiction and the length of the packet to main processor 225.
Routine rccact decodes the contents of receive status FIFO 403 when it contains a special event, such as an idle, abort, or sync hunt. Routine rccact determines the type of special event via decision blocks 2035, 2037, 2039, and 2041, and causes the appropriate routine to execute, via execution blocks 2036, 2038, 2040, and 2042. Routine rabtrout informs main processor 225 that an abort indication has been received from a specific customer. Routine ridlrout informs main processor 225 that an idle sequence has been received from a specific customer. Routine sfrout informs main processor 225 that a flag character has been found on a specific customer line, providing a previous synchronization hunt for the specific customer was initiated by main processor 225. Routine rorrout informs main processor 225 that receive status FIFO 403 was full, and the frame received from the associated customer was lost.
If none of the expected special events are present in receive status FIFO 403, routine rccact concludes that the FIFO contains an illegal message, via execution block 2043. Routine rccact then determines whether channel status FIFO 508 is full, via execution block 2044 and decision block 2045. If channel status FIFO 508 is full, routine rccact generates an interrupt via execution block 2046; if the FIFO is not full, routine rccact places an error message into channel status FIFO 508 via execution block 2047.
The routine rdataact writes data into the receive buffer via direct memory access. Additionally, rdataact determines whether there is a valid buffer, and whether the valid buffer is long enough to receive the data. Routine rdataact determines whether there is a valid buffer, via decision block 2050. If there is a valid buffer, routine rccact determines whether the buffer is long enough to receive the data, via decision block 2051, and causes either routine rcvbyte or bfover to execute via execution blocks 2052 and 2053. Routine rcvbyte writes the data byte into main memory 211 via direct memory access. Routine bfover sends a buffer overflow error message to main processor 225. If there is no valid buffer, routine rdataact determines whether the line has been disabled by main processor 225 via decision block 2054. If the receiver has been disabled, routine rdataact returns; if the receiver has not been disabled, routine rdataact determines whether there is a pointer available in the receive buffer, via decision block 2092. If there is a pointer available, rdataact causes routine rbopkt to execute via execution block 2055. Routine rbopkt writes the first byte of the packet into main memory 211 and sends a first byte received message to main processor 225. If there is no pointer available, routine rdataact sends an error message to main processor 225 and causes routine rdisact to execute, via execution blocks 2093 and 2094. Routine rdisact disables the receiver for the specified customer.
Routine chcmdact reads commands from channel command FIFO 507 sets up appropriate registers, and branches to the appropriate routine, depending on the command. The possible commands are as follows: transmit a packet, set up to receive a packet, special transmit related command, special receive related command, looparound, unloop, FIFO communication test command, maintenance command, and set up system parameter command.
Routine chcmdact reads channel command FIFO 507 via execution block 2058 and determines whether it contains a normal transmit, normal receive, extended transmit, or extended receive command, via decision blocks 2059, 2061, 2063, and 2065. It then branches to the appropriate routine, xcmdact, rcmdact, xcmdec, or rcmdec, via execution blocks 2060, 2062, 2064, and 2066. Routine xcmdact determines whether there is a frame currently being transmitted on the customer channel. If there is a frame currently being transmitted, routine xcmdact sends an error message to main processor 225; if there is no frame currently being transmitted, routine xcmdact writes the first byte of the message into transmit command memory 407. Routine rcmdact commands formatter 207 to search for a flag pattern for a specific customer. Routines xcmdec and rcmdec are described later in FIGS. 29 and 30.
If channel command FIFO 507 does not contain regular or extended transmit or receive commands, routine chcmdact determines if channel command FIFO 507's first entry is a communication test pattern 1, via decision block 2068. If it is a communication test pattern 1, routine chcmdact determines whether channel status FIFO 508 is full, via execution block 2069 and decision block 2070. If the FIFO is not full, routine chcmdact echoes the test pattern 1 contained in channel command FIFO 507 to main processor 225, via execution block 2071, and returns. If the FIFO is full, routine chcmdact generates an interrupt via execution block 2072 and returns.
If the entry in channel command FIFO 507 is not a communication test pattern 1, routine chcmdact determines whether the entry in the FIFO is a communication test pattern 2 via decision block 2074. If it is a communication test pattern 2, routine chcmdact determines whether channel status FIFO 508 is full, via execution block 2075 and decision block 2076. If the FIFO is not full, routine chcmdact echoes the test pattern 2 contained in channel command FIFO 508 to main processor 211, via execution block 2077, and returns. If the FIFO is full, routine chcmdact generates an interrupt via execution block 2078 and returns.
If the entry in channel command FIFO 507 is not a communication test pattern, routine chcmdact determines whether the FIFO contains a maintenance command, via decision block 2080. If the FIFO does contain a maintenance command, routine chcmdact executes routine mtnact, via execution block 2081. Routine mtnact decodes the maintenance command and executes the appropriate maintenance routine. If FIFO 507 does not contain a maintenance command, routine chcmdact determines whether FIFO 507 contains a system set-up parameter command, via decision block 2082. If the FIFO does contain a system set-up parameter command, routine chcmdact executes routine sysact, via execution block 2083. Routine sysact decodes the system parameter type, and stores the value in system memory. If FIFO 507 does not contain a system set-up parameter command, routine chcmdact concludes that there is an illegal channel command and determines whether channel status FIFO 508 is full, via execution block 2084 and decision block 2085, and generates an interrupt if it is full, via execution block 2087; or writes an illegal command error message into the FIFO if it is not full via execution block 2086. Routine chcmdact then returns.
Routine xcmdec decodes the extended transmit command from main processor 225 and takes the appropriate special action, as follows: abort the current frame, send idle to a specific customer, send a flag pattern to a specific customer, send bad CRC, or send one occurrence of bad parity.
Routine xcmdec reads the transmit extension register portion of shared memory 508, via execution block 2102, and determines the command type via decision blocks 2103, 2105, and 2107, and then branches to the appropriate routine, xabtact, xidleact, or xuidlact via execution blocks 2104, 2106, and 2108. Routine xabtact commands formatter 207 to abort the frame in progress for a specific customer. Routine xidleact commands formatter 207 to send an idle indication to a specific customer. If formatter 207 is currently processing a frame for the specific customer, routine xidleact sends an error message to main processor 209. Routine xuidlact commands formatter 207 to send a flag pattern to a specific customer. If the extension command is not abort, idle, or unidle, routine xcmdec determines if the extension command is send bad CRC, via decision block 2109. If the extension command is send bad CRC, a send bad CRC command is sent to transmit command memory 407, via execution block 2110, and routine xcmdec returns to routine xcmdact via execution block 2111. If the extension command is not send bad CRC, routine xcmdec determines if the extension command is send bad parity, via decision block 2112. If the extension command is send bad parity, routine xcmdec sends this indication to transmit command memory 407 via execution block 2113, and returns. If the extension command is not send bad parity, routine xcmdec concludes that there is no meaningful extended transmit command and determines whether channel status FIFO 508 is full, via execution block 2114 and decision block 2115, and generates an interrupt if it is full, via execution block 2116, or sends an error message to main processor 225 if it is not full, via execution block 2117.
Routine rcmdec decodes the extended receive command from main processor 225 and takes the appropriate special action, as follows: sync hunt, disable receiver for specific line circuit, remove sync hunt for a specific line circuit, change parity error reporting scheme for a specific customer line, loop the receiver for a specific line circuit, unloop the receiver for a specific line circuit, or force a line circuit to receive a non-integer number of bytes frame.
Routine rcmdec determines the extension command type via execution block 2120 and decision blocks 2121, 2123, 2125, 2127, 2129, 2131, or 2133, and executes the appropriate routine rdisact, shact, rshact, parchact, loopact, unloop, or tnintact, via execution blocks 2122, 2124, 2126, 2128, 2130, 2132, or 2134. Routine rdisact disables the receive portion of formatter 207 for a specific customer. Routine shact commands formatter 207 to search for a flag pattern for a specific customer. Routine rshact commands formatter 207 to stop searching for a flag pattern for a specific customer. Routine parchact commands formatter 207 to change the parity error reporting scheme for a specific line circuit. Routine loopact commands formatter 207 to put a specific line circuit into the loop mode. If formatter 207 is currently processing a frame, an error message is sent to main processor 225, and the command is not executed. Routine unloop commands formatter 207 to remove a previous loop mode command for a specific line circuit. If formatter 207 is currently processing a frame for the specific customer, an error message is sent to main processor 225, and the command is not executed. Routine tnintact causes formatter 207 to receive one frame with a non-integer number of bytes.
If the receive extension does not contain a command previously described, routine rcmdec determines whether channel status FIFO 508 is full, via execution block 2135 and decision block 2136 and generates an interrupt via execution block 2137 if the FIFO is full, or sends an error message, via execution block 2138, to main processor 225 if the FIFO is not full. Routine rcmdec then returns.
Routine xfesact reads transmit status FIFO 408, via execution block 2141, and determines, via decision block 2142, whether it contains a data byte. It then branches to either routine xundact or xbyteact, via execution blocks 2143 or 2144, and returns.
Routine xbyteact sends a data byte to formatter 207 for transmission. Additionally, at the end of the frame, it commands formatter 207 to send either good or bad CRC, and informs main processor 225 that a data frame has been transmitted.
Routine xbyteact determines whether there is a transmission in progress via decision block 2147. If there is no transmission in progress, routine xbyteact determines whether there is an abort, via decision block 2157. If there is an abort, routine xbyteact returns; if there is no abort, the routine determines whether channel status FIFO 508 is full, via execution block 2158 and decision block 2159. If FIFO 508 is full, routine xbyteact generates an interrupt via execution block 2160; if the FIFO is not full, routine xbyteact writes an error message into FIFO 508 via execution block 2161. Routine xbyteact then returns.
If there is a transmission in progress, routine xbyteact determines whether the current byte count is equal to the total byte count of the frame, via execution block 2148. If the current byte count is not equal to the total byte count, routine xmitbyte is executed via execution block 2149. Routine xmitbyte writes a byte from main memory 211 to a specific customer location in transmit command memory 407. If the current byte count is equal to the total byte count, routine xbyteact determines whether the last byte bit has been set, via decision block block 2150. If the last byte bit has been set, routine xbyteact executes routine gpkxmtd via execution block 2151. Routine gpkxmtd informs main processor 225 that a packet has been successfully transmitted to a specific customer. If the last byte bit has not been set, it is then set via execution blocks 2152 through 2154. Routine xbyteact then determines whether the send bad CRC bit has been set via decision block 2155. If it has been set, routine sbadcrc is executed via execution block 2156; if it has not been set, routine sgoodcrc is executed via execution block 2162. Routine sbadcrc commands formatter 207 to send bad CRC to a specific customer. Routine sgoodcrc commands formatter 207 to send good CRC to a specific customer.
Routine xundact reads transmit status FIFO 408, via execution block 2165, and determines whether the message is a transmit abort acknowledge or a transmit under-run, via decision block 2166. If the message is transmit abort acknowledge, routine xabtact is executed, via execution block 2167. Routine xabtact removes the transmit abort bit in transmit command memory 407 for a specific customer. If the message is not a transmit abort acknowledgement, routine xundact determines whether the current number of under-runs is equal to the maximum allowed number of under-runs via execution block 2168 and decision block 2169. If the current number is equal, xundact generates an error message to main processor 225, via execution block 2170. If the number is not equal, routine xundact executes xundrun via execution block 2171. Routine xundrun notifies main processor 225 that a transmit under-run has occurred, and retransmits the current frame.
Line circuit card 201-1 is shown in greater detail in FIG. 35. The other line circuit cards are identical to line circuit card 201-1. Line circuit card 201-1 comprises four identical line circuits, 3520 through 3523, data interface 3542, and status interface 3543. Data interface 3542 receives data and parity bits from and transmits data and parity bits to group distributor circuit 205, and transmits data bits to and receives data bits from the appropriate line circuits 3520 through 3523. Similarly, status interface 3542 receives control and parity bits from and transmits control, status, and parity bits to group distributor circuit 205, and transmits these bits to and receives these bits from the appropriated line circuit 3520 through 3523. Each line circuit receives data and control bits from data interface 3542 and status interface 3543. Each line circuit contains a data interface circuit, such as data interface circuit 3501. Data interface circuit 3501 uses a specialized loop carrier that uses a data over voice scheme, thus providing full voice and synchronous data transmission over non-loaded loops. This is done by splitting the customer loop into two sections, so that the section from the customer to line circuit 3520 carries both data and voice, while the section from line circuit 3520 to central office 115 carries only voice. The data from line circuit 3520 to the customer is frequency modulated at approximately 76 kHz; the data from the customer to line circuit 3520 is frequency modulated at approximately 28 kHz. Voice is transmitted at normal voice frequencies.
Consider the transfer of data from formatter 207 to line circuit card 201-1, via group distributor circuit 205. Data from group distributor circuit 205 is received, in groups of four sequential bits at a time, on conductor 215-1, and is shifted into register 3516, under control of data control 3517. Data control 3517 and status control 3507 receive the appropriate timing signals from group distributor circuit 205 via conductor 733. Parity checker 3524 checks the parity of the incoming data bits, and reports parity errors to data control 3517 via conductor 3525. After all four bits have been shifted into shift register 3516, data control 3517 operates latch 3515, via conductor 3550; this causes one bit to be transferred to each line circuit, via conductors 3526 through 3529. For example, the data bit on conductor 3526 is forwarded to transmitter 3503, which transmits the bit to its associated customer via data interface circuit 3501 and cable 109.
The data from the associated customer is received on cable 109 and is forwarded, via data interface circuit 3501, to receiver 3502. Under control of data control 3517 the data is shifted into register 3519 and, at the appropriate time, the data is shifted out of register 3519 to group distributor circuit 205, via parity generator 3545 and conductor 216-1. Parity generator 3545 is responsive to the data bits to properly append the correct parity to the end of the data.
Consider the transfer of control and status information from control buffer 208 to line circuit card 201-1, via group distributor circuit 205. Control bits, including two bits of address information, are transmitted to line circuit card 201-1 via conductor 731-1. Shift register 3511 and address register 3510 receive the control and address bits under control of status control 3507. Status control 3507 is responsive to the address bits contained in address register 3510 to select the appropriate line circuit 3520 through 3523. Assuming that line circuit 3520 is the selected line circuit, status control 3507 transmits the contents of shift register 3511 to register 3505 via tristate buffer 3509 and cable 3531. This is done by status control 3510 placing a write command on control cable 3530. After the eight bits have been transferred to register 3505, status control 3507 conditions tristate buffer 3506 to transmit the status bits of line control 3504 to shift register 3508, via cable 3531. This is done by status control 3507 transmitting a read command to tristate buffer 3506 via control cable 3530, and simultaneously disabling tristate buffer 3509. The most significant bit of the status bits is always a "1 " so that error check circuit 715 can properly detect transmissions by unselected line circuit cards. After the status information has been loaded into shift register 3508, status control 3507 causes shift registers 3508 and 3511 to begin shifting. This shifting causes register 3511 to shift into the least significant bit position of register 3508, causing the data in shift registers 3508 and 3511 to be concatenated. This data is then transmitted to group distributor circuit 205 via conductor 732-1 and data selector 3514, which is controlled by status control 3507, via conductor 3535.
Parity generation and checking of status and control information is done in the following manner. As control bits are received on conductor 731-1, parity checker 3512 determines whether odd or even parity has been transmitted by group distributor circuit 205; parity checker 3512 then informs parity generator 3513 and status control 3507 what sense of parity has been transmitted, via a signal on conductor 3534. Parity generator 3513 is conditioned by the signal on conductor 3534 to transmit to group distributor circuit 205 the same sense of parity that was received from group distributor circuit 205. Parity generator 3513 receives the contents of shift register 3508 via conductor 3548 and generates parity for the concatenated contents of registers 3511 and 3508 as the contents of these registers are transmitted to group distributor circuit 205. After the contents of registers 3511 and 3508 have been transmitted, the generated parity from parity generator 3513 is transmitted to group distributor circuit 205, via conductor 732-1, under control of status control 3507. This is done by status control 3507 properly selecting the output of parity generator 3513, by properly conditioning data selector 3514.
It is to be understood that the above-described embodiment is merely illustrative of the principles of the invention and that other arrangements may be devised by those skilled in the art without departing from the spirit and scope of the invention.

Claims

1. A digital customer interface arrangement for communicating packets of data between a plurality of customer lines and a packet switch and comprising
means responsive to a receipt of serial bit signals for a plurality of customer lines for serially time multiplexing said bit signals,
means responsive to a receipt of the time multiplexed bit signals for assembling individual byte signals for each one of said lines,
means cooperating with said assembling means and controlled by the assembled byte signals for generating individual packets of data signals for each one of said lines,
means for storing each generated packet of signals,
means responsive to a receipt of customer line status bit signals from said time multiplexing means for control buffering said status bit signals for each of said lines, and
means controlled with said buffered status bit signals and by said generating means for controlling a reading of the stored packets of signals from said storing means for transmission to said packet switch.
2. The arrangement of claim 1 wherein said assembling means is a bit to byte translator means comprising
means for periodically forming said time multiplexed bit signals into individual partially formed bytes of bit signals with each byte being individual to one of said customer lines; and
means for generating a byte done signal in response to an assembly of each individual byte signals.
3. The arrangement of claim 2 wherein said bit to byte translator means comprises storage means having a plurality of storage locations for storing the partially formed bytes of bit signals in said storage locations each identified with an individual line circuit;
means for identifying each of said bit signals with the proper one of individual stored partially formed byte of bit signals;
means responsive to the identification of a particular one of said bit signals for reading out the associated partially formed byte of bit signals from said storage means;
means storing signals representing the state of completion of said partially formed byte of bit signals and responsive to the identification of said particular one of said bit signals for reading out signals representing said state of completion;
logical means responsive to said particular one of said bit signals and said readout completion state signals to include said particular one of said bit signals into said readout partially formed byte of bit signals for further formatting the latter;
said logical means comprises means responsive to the further partially formed byte signals for storing the latter into said storage means; and
said logical means further comprises means for updating said stored state signals.
4. The arrangement of claim 3 wherein said generating means is a program controlled formatting processor means and said bit to byte translator means further comprises first-in first-out memory means for transferring information to said formatting processor means; and
said logical means further comprises means responsive to the completion of said partially formed byte of bit signals to store said byte done signal and the assembled byte signals into said first-in first-out memory means for transmission to said formatting processor means.
5. The arrangement of claim 4 wherein said bit signals comprise data bit signals and cyclic redundancy check bit signals to detect the occurrence of errors and said bit to byte translator means further comprises means responsive to each of said bit signals for partially calculating a set of calculated cyclic redundancy check bit signals;
said storage means responsive to said partially calculated cyclic redundancy check bit signals for storing the latter;
said logical means further comprises means for detecting the end of said packet by determining the receipt of flag bit signals;
said cyclic redundancy bit calculator means responsive to the end of said packet for indicating whether or not an error had occurred by comparing said calculated cyclic redundancy bit signals with a predefined set of bit signals; and
said logical means further comprises means responsive to said error for transmitting an error signal to said formatting processor means via said first-in first-out memory means.
6. The arrangement of claim 2 wherein said generating means is a formatting processor means responsive to a receipt of said byte done signals and a first set of program instructions for assembling each one of the completed byte signals into an individual packet of signals and being further responsive to second set of instructions for generating a packet completion signal upon each of said individual packets being assembled; and
said controlling means is a control processor means responsive to each packet completion signal and status bit signals for executing protocol operations to assemble each stored packet of signals into a frame for transmission.
7. The arrangement of claim 1 wherein said controlling means is a control processor means being further operative for executing protocol operations to assemble each stored packet of signals into a frame before transmission.
8. The arrangement of claim 6 wherein said customer lines are each connected to an individual customer line circuit means and said controlling means is a control processor means being further operable for generating control information to control one of said line circuit means;
said control buffering means comprises means for storing said control information received from said control processor means;
means to identify the stored control information for periodically and repetitively accessing said stored control information;
means responsive to the accessed control information for transmitting said accessed control information to said data distribution means for transmission to said one of said line circuit means;
means responsive to the identification of said accessed control information for generating address signals designating said one of said line circuit means for transmission of said address signals to said data distribution means; and
said data distribution means comprises means responsive to said address signals and said accessed control information for transmitting said accessed control information to said one of said line circuit means.
9. The arrangement of claim 8 wherein said one of said line circuit means responsive to said accessed control information for transmitting stored status bit signals via data distribution means to said control buffering means for use by said control processor means;
said control buffering means further comprises means responsive to said status bit signals for storing the latter in said control information storing means; and
said control processor means being further operative for periodically reading said stored status bit signals.
10. The arrangement of claim 9 wherein said data distribution means further comprises means responsive to the receipt of said transmitted address signals for transmitting said received address signals back to said control buffering means;
said control buffering means further comprises means for generating check address signals equal to said generated address signals to verify that said generated address signals were correctly generated and transmitted to said data distribution means; and
means responsive to the transmitted received address signals and said check address signals not being equal for generating an error signal to notify said control processor means of the error.
11. The arrangement of claim 8 wherein said control information storing means stores sets of other control information for other ones of said line circuit means;
said identifying means being further responsive to identify said sets of said other control information for periodically and repetitively accessing said stored sets of other control information;
said control buffering means further comprises means responsive to said accessed control information and the accessed sets of other control information for generating individual parity bit signals for said accessed control information and each of said accessed sets of other control information;
said address generation means being further responsive to the identification of said sets of said other control information for generating sets of other address signals designating other ones of said line circuit means;
said transmitting means of said data distribution means being further responsive to said address signals and said sets of other address signals for transmitting said accessed control information and said accessed sets of other control information to said one and other ones of said line circuit means;
said one and other ones of said line circuit means being responsive to receipt of said accessed control information and said accessed sets of other control information, respectively, for retransmitting said received accessed control information and said accessed sets of other control information back to said control buffering means via said data distribution means;
said status storing means being further responsive to the receipt of the retransmitted control information for storing the latter; and
said control processor means being further operative for reading said stored retransmitted control information in order to verify that said control information was correctly transmitted.
12. The arrangement of claim 11 wherein said parity generating means comprises means for generating an even parity bit signal for one of the sets of control information and odd parity for all other sets of control information during each periodic generation of all parity bit signals;
said one and other ones of said line circuit means further responsive to receipt of said accessed control information and said accessed sets of said other control information, respectively, for calculating parity bit signals over all bit signals received before transmitting said received accessed control information and said accessed sets of other control information with said calculated parity bit signals back to said control buffering means via said data distribution means; and
said control buffering means further comprises means for verifying that transmitted parity bit signals equal parity bit signals received from said one and said other ones of said line circuit means to verify that each of said line circuit means is correctly calculating parity.
13. A digital interface system for communicating packets of information among a plurality of customer lines and a packet switch comprising
plural groups of customer line circuits with each line circuit connected to an individual customer line;
a plurality of group distributor circuits, each said distributor circuit being connected to an individual group of said plural groups of line circuits for serially time multiplexing serial bit signals received therefrom;
means cooperating with each of said distributor circuit for formatting said time multiplex bit signals into individual byte signals for each one of said lines;
first program controlled processor means cooperating with said formatting means and controlled by said individual byte signals for generating individual packets of signals for each one of said lines;
a common memory for storing each generated packet of signals;
means responsive to a receipt of status bit signals from said group distributor circuits for control buffering said status bit signals for each of said lines; and
second program controlled processor means controlled by said first processor means and said buffered status bit signals for controlling a reading of said stored packets of signals from said common memory for transmission to said packet switch.
14. The arrangement of claim 13 wherein said formatting means is a bit to byte translator means comprising
means for periodically forming said time multiplexed bit signals into individual partially formed bytes of bit signals with each byte being individual to one of said customer lines; and
means for generating a byte done signal in response to an assembly of each individual byte signals.
15. The arrangement of claim 14 wherein said bit to byte translator means comprises storage means having a plurality of storage locations for storing the partially formed bytes of bit signals in said storage locations each identified with an individual line circuit;
means for identifying each of said bit signals with the proper one of individual stored partially formed bytes of bit signals;
means responsive to the identification of a particular one of said bit signals for reading out the associated partially formed byte of bit signals from said storage means;
means storing signals representing the state of completion of said partially formed byte of bit signals and responsive to the identification of said particular one of said bit signals for reading out signals representing said state of completion;
logical means responsive to said particular one of said bit signals and said readout completion state signals to include said particular one of said bit signals into said readout partially formed byte of bit signals for further formatting the latter;
said logical means comprises means responsive to the further partially formed byte of bit signals for storing the latter into said storage means; and
said logical means further comprises means for updating said stored state signals.
16. The arrangement of claim 15, wherein said bit to byte translator means further comprises first-in first-out memory means for transferring information to said first processor means; and
said logical means further comprises means responsive to the completion of said partially formed byte of bit signals to store said byte done signal and the assembled byte signals into said first-in first-out memory means for transmission to said first processor means.
17. The arrangement of claim 16 wherein said bit signals comprise data bit signals and cyclic redundancy check bit signals to detect the occurrence of errors and said bit to byte translator means further comprises means responsive to each of said bit signals for partially calculating a set of calculated cyclic redundancy check bit signals;
said storage means responsive to said partially calculated cyclic redundancy check bit signals for storing the latter;
said logical means further comprises means for detecting the end of said packet by determining the receipt of flag bit signals;
said cyclic redundancy bit calculator means responsive to the end of said packet for indicating whether or not an error had occurred by comparing said calculated cyclic redundancy bit signals with a predefined set of bit signals; and
said logical means further comprises means responsive to said error for transmitting an error signal to said first processor means via said first-in first-out memory means.
18. The arrangement of claim 14 wherein said first processor means responsive to a receipt of said byte done signals and a first set of program instructions for assembling each one of the completed byte signals into an individual packet of signals and being further responsive to second set of instructions for generating a packet completion signal upon each of said individual packets being assembled; and
said second processor means responsive to each packet completion signal and status bit signals for executing protocol operations to assemble each stored packet of signals into a frame for transmission.
19. The arrangement of claim 18 wherein said second processor means being further operable for generating control information to control one of said line circuits;
said control buffering means comprises means for storing said control information received from said second processor means;
means to identify the stored control information for periodically and repetitively accessing said stored control information;
means responsive to the accessed control information for transmitting said accessed control information to one of said group distributor circuits for transmission to said one of said line circuits;
means responsive to the identification of said accessed control information for generating address signals designating said one of said line circuits for transmission of said address signals to said one of said group distributor circuits; and
said one of said group distributor circuits comprises means responsive to said address signals and said accessed control information for transmitting said accessed control information to said one of said line circuits via one of said serial transmission paths.
20. The arrangement of claim 19 wherein said one of said line circuits responsive to said accessed control information for transmitting stored status bit signals via said one of said group distribution circuits to said control buffering means for use by said second processor means;
said control buffering means further comprises means responsive to said status bit signals for storing the latter in said control information storing means; and
said second processor means being further operative for periodically reading said stored status information signals.
21. The arrangement of claim 20 wherein said one of said group distributor circuits further comprises means responsive to the receipt of said transmitted address signals for transmitting said received address signals back to said control buffering means;
said control buffering means further comprises means for generating check address signals equal to said generated address signals to verify that said generated address signals were correctly generated and transmitted to said one of said group distributor circuits; and
means responsive to the transmitted received address signals and said check address signals not being equal for generating an error signal to notify said second processor means of the error.
22. The arrangement of claim 19 wherein said control information storing means stores sets of other control information for other ones of said line circuits;
said identifying means being further responsive to identify said sets of said other control information for periodically and repetitively accessing said stored sets of other control control information;
said control buffering means further comprises means responsive to said accessed control information and the accessed sets of other control information for generating individual parity bit signals for said accessed control information and each of said accessed sets of other control information;
said address generation means being further responsive to the identification of said sets of said other control information for generating sets of other address signals designating other ones of said line circuits;
said transmitting means of said one of said group distributor circuits being further responsive to said address signals and said sets of other address signals for transmitting said accessed control information and said accessed sets of other control information to said one and other ones of said line circuits;
said one and other ones of said line circuits being responsive to receipt of said accessed control information and said accessed sets of other control information, respectively, for retransmitting said received accessed control information and said accessed sets of other control information back to said control buffering means via said one of said group distributor circuits;
said status storing means being further responsive to the receipt of the retransmitted control information for storing the latter; and
said second processor means being further operative for reading said stored retransmitted control information in order to verify that said control information was correctly transmitted.
23. The arrangement of claim 22 wherein said parity generating means comprises means for generating an even parity bit signal for one of the sets of control information and odd parity for all other sets of control information during each periodic generation of all parity bit signals;
said one and other ones of said line circuits further responsive to receipt of said accessed control information and said accessed sets of said other control information, respectively, for calculating parity bit signals over all bit signals received before transmitting said received accessed control information and said accessed sets of other control information with said calculated parity bit signals back to said control buffering means via said one of said group distributor circuits; and
control buffering means further comprises means for verifying that transmitted parity bit signals equal parity bit signals received from said one and said other ones of said line circuits to verify that each of said line circuits is correctly calculating parity.
24. A digital customer interface for communicating synchronous packet data between a plurality of data customer terminals connected to said digital customer interface by a plurality of low-speed transmission links and a packet switching system connected to said digital customer interface via a high-speed transmission link, said digital customer interface comprising
a plurality of line circuits for serially receiving bit signals of packets of signals from said low-speed transmission links;
data distribution means responsive to said received bit signals for serially time multiplexing said bit signals;
means responsive to the time multiplexed bit signals for forming said time multiplexed bit signals into individual partially formed bytes of bit signals with each byte being individual to one of said line circuits;
means for generating a byte done signal in response to a formatting of each byte of bit signals;
first processor means responsive to a receipt of said byte done signal and a first set of program instructions for assembling each one of the formatted bytes into an individual one of a plurality of packets of signals associated with each one of said line circuits and being further responsive to a second set of instructions for generating a packet completion signal upon said each one of said packets of signals being assembled; and
second processor means responsive to said packet completion signal for executing protocol operations to assemble said each one of said packets of signals into a frame for transmission on said high-speed transmission link.
25. The arrangement of claim 24 further comprises individual serial transmission paths each connected to an individual one of said line circuits and said data distribution means for communicating customer line status bit signals and control information therebetween, and
one of said line circuit means being responsive to said control information to store the latter and for transmitting said status bit signals to said second processor means via one of said serial transmission paths and said data distribution means.
26. The arrangement of claim 25 wherein said second processor means being further operative for generating control information for transmission and said arrangement further comprises means responsive to a receipt of said control information for storing said control information, and
control means responsive to the stored control information for accessing said control information from said control information storing means for transmission to said one of said line circuits via said data distribution means.
27. The arrangement of claim 24 wherein said forming means comprising storage means having a plurality storage locations for storing the partially formed bytes of bit signals in said storage locations each identified with individual line circuits;
means for identifying each of said bit signals with the proper one of individual partially formed bytes of bit signals;
means responsive to the identification of a particular one of said bit signals for reading out the associated partially formed byte of bit signals from said storage means;
means storing signals representing the state of completion of said partially formed byte of bit signals and responsive to the identification of said particular one of said bit signals for reading out signals representing said state of completion;
logical means responsive to said particular one of said bit signals and said readout completion state signals to include said particular one of said bit signals into said readout partially formed byte of bit signals for further formatting the latter;
said logical means comprises means responsive to the further partially formed byte of bit signals for storing the latter into said storage means; and
said logical means further comprises means for updating said stored state signals.
28. The arrangement of claim 27 wherein said forming means further comprises first-in first-out memory means for transferring information to said first processor means; and
said logical means further comprises means responsive to the completion of the formatting of said readout partially formed byte of bit signals to store said byte done signal and the formatted byte into said first-in first-out memory means for transmission to said first processor means.
29. The arrangement of claim 28 wherein said bit signals comprise data bit signals and cyclic redundancy check bit signals to detect the occurrence of errors and said forming means further comprises means responsive to each of said bit signals for partially calculating a set of calculated cyclic redundancy check bit signals;
said storage means responsive to said partially calculated cyclic redundancy check bit signals for storing the latter;
said logical means further comprises means for detecting the end of said packet by determining the receipt of flag bit signals;
said cyclic redundancy bit calculator means responsive to the end of said packet for indicating an error upon said calculated cyclic redundancy check bit signals not equaling a predefined set of bit signals; and
said logical means further comprises means responsive to said error for transmitting an error signal to said first processor means via said first-in first-out memory means.
30. The arrangement of claim 26 wherein said control means comprises
means for identifying the stored control information for the periodically and repetitively access of said stored control information;
means responsive to the accessed control information for transmitting said accessed control information to said data distribution means for transmission to said one of said line circuits;
means responsive to the identification of said accessed control information for generating address signals designating said one of said line circuits for transmission of said address signals to said data distribution means; and
said data distribution means comprises means responsive to said address signals and said accessed control information for transmitting said accessed control information to said one of said line circuits via one of said serial transmission paths.
31. The arrangement of claim 30 wherein said one of said line circuits responsive to said accessed control information for transmitting stored status information signals to said control means for use by said second processor means;
said control means further comprises means responsive to said status information signals for storing the latter in said control information storing means; and
said second processor means being further operative for periodically reading said stored status information signals.
32. The arrangement of claim 31 wherein said data distribution means further comprises means responsive to the receipt of said transmitted address signals for transmitting said received address signals back to said control means;
said control means further comprises means for generating cbeck address signals equal to said generated address signals to verify that said generated address signals were correctly generated and transmitted to said data distribution means; and
means responsive to the transmitted received address signals and said check address signals not being equal for generating an error signal to notify said second processor means of the error.
33. The arrangement of claim 30 wherein said control information storing means stores sets of other control information for other ones of said line circuits
said identifying means being further operative for identifying said sets of said other control information for the periodically and repetitively access of said stored sets of other control control information;
said control means further comprises means responsive to said accessed control information and the accessed sets of other control information for generating individual parity bit signals for said accessed control information and each of said accessed sets of other control information;
said address generation means being further responsive to the identification of said sets of said other control information for generating sets of other address signals designating other ones of said line circuits;
said transmitting means of said data distribution means being further responsive to said address signals and said sets of other address signals for transmitting said accessed control information and said accessed sets of other control information to said one and other ones of said line circuits, respectively;
said one and other ones of said line circuits being responsive to receipt of said accessed control information and said accessed sets of other control information, respectively, for retransmitting said received accessed control information and said accessed sets of other control information back to said control means via said data distribution means;
said status storing means being further responsive to the receipt of the retransmitted control information for storing the latter in said control information storing means; and
said second processor means being further operative for reading said stored retransmitted control information in order to verify that said control information was correctly transmitted.
34. The arrangement of claim 33 wherein said parity generating means comprises means for generating even parity bit signal for one of the sets of control information and odd parity for all other sets of control information during each periodic generation of all parity signals;
said one and other ones of said line circuits further responsive to receipt of said accessed control information and said accessed sets of said other control information, respectively, for calculating parity bit signals over all bit signals received before transmitting said received accessed control information and said accessed sets of other control information with said calculated parity bit signals back to said control means via said data distribution means; and
said control means further comprises means for verifying that transmitted parity bit signals equal parity bit signals received from said one and said other ones of said line circuits to verify that each of said line circuits is correctly calculating parity.
35. The arrangement of claim 24 further comprises a processing means for translating transmit byte signals received from said first processor means to transmit bit signals for time multiplexed transmission to said data distributor means;
said second processor being further responsive to a frame received from said high-speed transmission link for disassembling said frame to obtain another packet of signals contained within said frame;
said second processor means being further responsive to said disassembled frame for transmitting said other packet of signals to a designated other one of said data customer terminals via said first processor means, said processing means, and said data distribution means and proper other one of said line circuits and low-speed transmission links;
said first processor means being further responsive to said other packet of signals for transmitting the transmit byte signals of said other packet of signals to said processing means on a byte by byte basis;
said processing means being further responsive to each transmit byte signals of said other packet of signals for serially time multiplexed transmitting the latter to said data distribution means on a bit signal basis;
said data distribution means being further responsive to each transmit bit signals of said other packet of signals to transmit said transmit bit signals to proper other one of said line circuits.
36. The arrangement of claim 35 wherein said processing means further comprises transmitter store means for storing each transmit byte signals of said other packet of signals received from said first processor means;
transmitter identifier means for identifying each transmit byte signals of said other packet of signals with said other one of said line circuits;
transfer means responsive to said identification of each transmit byte of said other packet of signals to readout the latter for disassembling each transmit byte signals of said other packet of signals for transmitting a particular one of said transmit bit signals;
transmitter state means for storing the state of disassembly of said transmit byte signals of said other packet of signals and responsive to the identification of a particular one of transmit byte signals of said other packet of signals for reading out said state of disassembly;
transmitter logical means responsive to said readout disassembly state information for transmitting said particular one of said transmit bit signals to said other one of said line circuits; and
said transmitter logical means further comprises means for storing the partially disassembled transmit byte of bit signals in said transmitter store means; and
said transmitter logical means further comprises means responsive to said partially disassembled transmit byte of bit signals starting to be disassembled to generate a next byte request signal to said first processor means.
37. The arrangement of claim 36 wherein said processing means further comprises another first-in first-out memory means for transferring information to said first processor means from said transmitter logical means; and
said transmitter logical means further comprises means responsive to the start of disassembly of said partially disassembled transmit byte of bit signals to store said next byte request signal into said other first-in first-out memory means for transmission to said first processor means.
38. The arrangement of claim 37 wherein said processing means further comprises means for generating a partial set of cyclic redundancy check bit signals for each transmit byte signals of said other packet of signals;
transmitter state storing means responsive to said partially generated set of cyclic redundancy check bit signals to store the latter;
said first processor means further operative in response to program instructions for generating an end of packet signal upon the last transmit byte signal of said other packet of signals having been transferred to said processing means; and
said transmitter logical means further comprises means responsive to said end of packet signal for transmitting the completed set of cyclic redundancy check bit signals to said other one of said line circuits.
39. A method for communicating packets of signals between a plurality of customer lines and a packet switch by utilizing a digital customer interface having a main processor and a multiple-customer protocol controller comprising a data distributor circuit, a formatter circuit connectable to each of said lines by an individual one of a plurality of line circuits, formatter processor, and a control buffer circuit, said method comprising the steps of serially time multiplexing bit signals received from said customer lines by said data distributor circuit;
generating individual byte signals for each one of said lines by said formatter circuit upon receipt of said time multiplexed bit signals;
assembling packets of signals and control signals for each one of said lines in response to assembled byte signals by said formatter processor;
storing each generated packet of signals for use by said main processor;
transferring of status signals from each one of said line circuits to said main processor by said data distributor circuit and said control buffer circuit; said
reading said stored packets of signals for transmission to said packet switch by said main processor in response to said control signals and said status signals.
40. The method of claim 39 wherein said step of assembling individual byte signals further comprises the steps of forming periodically said time multiplexed bit signals into individual partially formed bytes of bit signals with each byte being individual to one of said customer lines; and
generating a byte done signal on the assembly of a byte being completed for transmission to said formatter processor.

US Referenced Citations (15)

Number	Name	Date
3334183	Swift	Aug 1967
3587058	Butler et al.	Jun 1969
4058672	Crager et al.	Nov 1977
4058676	Crager et al.	Nov 1977
4096354	Bleickardt et al.	Jun 1978
4163122	de Goede	Jul 1979
4238851	Takahashi et al.	Dec 1980
4354263	Bordry et al.	Oct 1982
4370743	Moran	Jan 1983
4408323	Montgomery	Oct 1983
4446555	Devault et al.	May 1984
4451827	Kahn et al.	May 1984
4453247	Suzuki et al.	Jun 1984
4456989	Johnson et al.	Jun 1984
4475192	Fernow et al.	Oct 1984

Foreign Referenced Citations (1)

Number	Date	Country
0021917	Apr 1980	FRX

Non-Patent Literature Citations (8)

Entry
F. Halsall et al, Prototype X25 Exchange for Local Area Network, 4/82.
B. Barthelemy, Compac Family, 12/82.
Autonomous Data Scanner and Distributor, Corbin et al., 9/70.
A Multiple Service Broadband System for the Existing Telephone Local Loop, Claire, 7/79.
System Organization and Objectives, Ewin et al., 6/70.
Dr. Earl J. Claire, "A Multiple Service Broadband System for the Existing Telephone Local Loop", International Conference on Communications, Jun., 1979, Boston, Mass.
F. Halsall, J. A. Ruela, "Prototype X25 Exchange for Use in Local Area Networks", Software & Microsystems, Apr., 1982, vol. 1, No. 3, pp. 69-73.
J. C. Ewin and P. K. Giloth, "No. 1 ESS ADF: System Organization and Objectives", The Bell System Technical Journal, Dec., 1970, vol. 49, No. 10, pp. 2733-2752.

Digital multi-customer data interface

Information

Patent Number

Date Filed

Date Issued

Inventors

Original Assignees

Examiners

Agents

CPC

US Classifications

Field of Search

US

International Classifications

Abstract

Description

Claims

US Referenced Citations (15)

Foreign Referenced Citations (1)

Non-Patent Literature Citations (8)