DIGITAL PHASE SHIFTER

CROSS-REFERENCE TO RELATED APPLICATION

Priority is claimed on Japanese Patent Application No. 2022-102956, filed Jun. 27, 2022, the content of which is incorporated herein by reference.

BACKGROUND OF THE INVENTION
Field of the Invention

The present invention relates to a digital phase shifter.

Description of Related Art

In “A Ka-band digitally-controlled phase shifter with sub-degree phase precision” (2016, Institute of Electrical and Electronics Engineers (IEEE). Radio Frequency Integrated Circuits (RFIC) Symposium), a digitally-controlled phase shifter for high-frequency signals such as microwaves, quasi-millimeter waves, or millimeter waves (a digital phase shift circuit) is disclosed. A large number of digital phase shift circuits are actually mounted on a semiconductor substrate in a state in which the digital phase shift circuits are connected in cascade. That is, the digital phase shift circuit is a unitary unit in the configuration of an actual digital phase shifter and a desired function is exhibited by connecting several tens of digital phase shift circuits in cascade.

SUMMARY OF THE INVENTION

When the configuration of the digital phase shifter is a configuration in which the above digital phase shift circuits are connected in a line, the length of the digital phase shifter increases. In order to shorten the length of the digital phase shifter, a configuration in which the configuration of the digital phase shifter is bent using a connection unit such as a bend-type line having a bent structure is conceivable.

Meanwhile, in a digital phase shifter with a configuration in which a large number of digital phase shift circuits are connected in cascade, it is desirable to eliminate a distribution of phase shift amounts. However, a distribution of phase shift amounts is also caused by weak reflections occurring in front of and behind a connection unit in a situation in which suitable input-output impedance matching is achieved in the above-described digital phase shifter configured to be bent using a connection unit such as a bend-type line.

The present invention has been made in view of the above-described circumstances and an objective of the present invention is to provide a digital phase shifter capable of mitigating a distribution of phase shift amounts caused by weak reflections occurring in front of and behind a connection unit.

According to a first aspect of the present invention for achieving the above-described objective, there is provided a digital phase shifter including: a plurality of digital phase shift circuit groups in which a plurality of digital phase shift circuits are connected in cascade: one or more relay digital phase shift circuits provided between two digital phase shift circuit groups; and two or more bend-type connection units configured to connect one of the two digital phase shift circuit groups and the relay digital phase shift circuit and connect the other of the two digital phase shift circuit groups and the relay digital phase shift circuit, wherein each of the digital phase shift circuits and the relay digital phase shift circuits includes at least a signal line, a pair of inner lines provided at both sides of the signal line, a pair of outer lines provided outside of the inner lines, a first ground conductor connected to one end of each of the inner lines and the outer lines, a second ground conductor connected to the other end of each of the outer lines, and a pair of electronic switches provided between the other ends of the inner lines and the second ground conductor, wherein each of the digital phase shift circuits and the relay digital phase shift circuits is a circuit set in a low-delay mode in which a return current flows through the inner line or a high-delay mode in which a return current flows through the outer line, and wherein at least one of the digital phase shift circuits constituting at least one digital phase shift circuit group and the relay digital phase shift circuits is a mitigation circuit configured to mitigate a distribution of phase shift amounts.

In the digital phase shifter according to the first aspect of the present invention, at least one of the digital phase shift circuits constituting at least one digital phase shift circuit group connected via the connection unit and a relay digital phase shift circuit is the mitigation circuit that mitigates the distribution of phase shift amounts. Thereby, it is possible to mitigate the distribution of phase shift amounts caused by weak reflections occurring in front of and behind the connection unit.

According to a second aspect of the present invention, in the digital phase shifter according to the first aspect of the present invention, the mitigation circuit may include at least one of: a first mitigation circuit that is the digital phase shift circuit having a larger phase shift amount than the digital phase shift circuit other than the mitigation circuit and that is configured to mitigate a recess portion in the distribution of phase shift amounts; and a second mitigation circuit that is the digital phase shift circuit having a smaller phase shift amount than the digital phase shift circuit other than the mitigation circuit and that is configured to mitigate a projection portion in the distribution of phase shift amounts.

Also, according to a third aspect of the present invention, in the digital phase shifter according to a second aspect of the present invention, each of the digital phase shift circuits and the relay digital phase shift circuits may include a capacitor electrically connected between the signal line and at least one of the first ground conductor and the second ground conductor; and an electronic switch configured to switch between whether or not to connect the capacitor between the signal line and at least one of the first ground conductor and the second ground conductor.

Also, according to a fourth aspect of the present invention, in the digital phase shifter according to the third aspect of the present invention, a control of whether to set the mode as the low-delay mode or the high-delay mode in the digital phase shift circuit and the relay digital phase shift circuit may be started from the digital phase shift circuit which is located at a side in which the capacitor is provided between two digital phase shift circuits located at an outermost side and may be sequentially performed in a connection order of the digital phase shift circuits and the relay digital phase shift circuits.

Also, according to a fifth aspect of the present invention, in the digital phase shifter according to the fourth aspect of the present invention, at least one of the digital phase shift circuits constituting at least one digital phase shift circuit group may be the first mitigation circuit.

Also, according to a sixth aspect of the present invention, in the digital phase shifter according to the fourth or fifth aspect of the present invention, each of at least one relay digital phase shift circuit, at least one digital phase shift circuit located in front of at least one relay digital phase shift circuit, and at least one digital phase shift circuit located behind at least one relay digital phase shift circuit may be the second mitigation circuit.

Also, according to a seventh aspect of the present invention, in the digital phase shifter according to the fourth or fifth aspect of the present invention, at least one digital phase shift circuit located in front of at least one relay digital phase shift circuit or at least one digital phase shift circuit located behind at least one relay digital phase shift circuit may be the second mitigation circuit.

Also, according to an eighth aspect of the present invention, in the digital phase shifter according to the fourth or fifth aspect of the present invention, at least one digital phase shift circuit located behind at least one relay digital phase shift circuit may be the first mitigation circuit, at least one digital phase shift circuit located in front of at least one relay digital phase shift circuit may be the second mitigation circuit, and each of the digital phase shift circuit for which the control process is started and at least one digital phase shift circuit consecutive to the digital phase shift circuit may be the first mitigation circuit.

Also, according to a ninth aspect of the present invention, in the digital phase shifter according to the third aspect of the present invention, a control of whether to set the mode as the low-delay mode or the high-delay mode in the digital phase shift circuit and the relay digital phase shift circuit may be started from the digital phase shift circuit which is located at a side in which the capacitor is not provided between two digital phase shift circuits located at an outermost side and may be sequentially performed in a connection order of the digital phase shift circuits and the relay digital phase shift circuits.

Also, according to a tenth aspect of the present invention, in the digital phase shifter according to the ninth aspect of the present invention, at least one of the digital phase shift circuits constituting at least one digital phase shift circuit group whose both ends are connected to the connection units may be the first mitigation circuit and at least one of the digital phase shift circuits constituting the at least one digital phase shift circuit group whose both ends are connected to the connection units may be the second mitigation circuit, and at least one digital phase shift circuit constituting the digital phase shift circuit group from which a signal is output may be the first mitigation circuit.

Also, according to an eleventh aspect of the present invention, in the digital phase shifter according to the ninth or tenth aspect of the present invention, each of at least one relay digital phase shift circuit, at least one digital phase shift circuit located in front of at least one relay digital phase shift circuit, and at least one digital phase shift circuit located behind at least one relay digital phase shift circuit may be the first mitigation circuit.

Also, according to a twelfth aspect of the present invention, in the digital phase shifter according to the ninth or tenth aspect of the present invention, at least one digital phase shift circuit located in front of at least one relay digital phase shift circuit may be the first mitigation circuit.

Also, according to a thirteenth aspect of the present invention, in the digital phase shifter according to the fourth aspect of the present invention, at least one of the digital phase shift circuits constituting at least one digital phase shift circuit group whose both ends are connected to the connection units may be the second mitigation circuit, at least one digital phase shift circuit located behind at least one relay digital phase shift circuit may be the first mitigation circuit, and each of the digital phase shift circuit in which the control process is started and at least one digital phase shift circuit consecutive to the digital phase shift circuit may be the first mitigation circuit.

Also, according to a fourteenth aspect of the present invention, in the digital phase shifter according to any one of the third to thirteenth aspects of the present invention, the first mitigation circuit may satisfy at least one of a condition that a length of the first mitigation circuit is longer than that of the digital phase shift circuit other than the mitigation circuit, a condition that a distance between the signal line and the inner line in the first mitigation circuit is shorter than that in the digital phase shift circuit other than the mitigation circuit, a condition that a distance between the signal line and the outer line in the first mitigation circuit is longer than that in the digital phase shift circuit other than the mitigation circuit, a condition that the capacitor of the first mitigation circuit is larger than that of the digital phase shift circuit other than the mitigation circuit, and a condition that the pair of electronic switches of the first mitigation circuit are larger than those of the digital phase shift circuit other than the mitigation circuit, and the second mitigation circuit satisfies at least one of a condition that a length of the second mitigation circuit is shorter than that of the digital phase shift circuit other than the mitigation circuit, a condition that a distance between the signal line and the inner line in the second mitigation circuit is longer than that in the digital phase shift circuit other than the mitigation circuit, a condition that a distance between the signal line and the outer line in the second mitigation circuit is shorter than that in the digital phase shift circuit other than the mitigation circuit, a condition that the capacitor of the second mitigation circuit is smaller than that of the digital phase shift circuit other than the mitigation circuit, and a condition that the pair of electronic switches of the second mitigation circuit are smaller than those of the digital phase shift circuit other than the mitigation circuit.

Also, according to a fifteenth aspect of the present invention, in the digital phase shifter according to any one of the first to fourteenth aspects of the present invention, the connection unit may include: a first connection line configured to connect the signal line of the digital phase shift circuit located at an end of one or the other of two digital phase shift circuit groups and the signal line of the relay digital phase shift circuit; a second connection line configured to connect the inner line of the digital phase shift circuit located at an end of one or the other of two digital phase shift circuit groups and the inner line of the relay digital phase shift circuit; a ground layer arranged in at least one of an upward direction and a downward direction of the first connection line and the second connection line; and a via-hole configured to connect at least the second connection line and the ground layer.

Also, according to a sixteenth aspect of the present invention, in the digital phase shifter according to the fifteenth aspect of the present invention, the connection unit may include a third connection line configured to connect the outer line of the digital phase shift circuit located at an end of one or the other of two digital phase shift circuit groups and the outer line of the relay digital phase shift circuit.

According to the present invention, it is possible to mitigate a distribution of phase shift amounts caused by weak reflections occurring in front of and behind a connection unit.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a plan view showing a schematic configuration of a digital phase shifter according to a first embodiment of the present invention.

FIG. 2 is a perspective view showing a configuration of a digital phase shift circuit according to the first embodiment of the present invention.

FIG. 3 is a diagram for describing a high-delay mode of the digital phase shift circuit according to the first embodiment of the present invention.

FIG. 4 is a diagram for describing a low-delay mode of the digital phase shift circuit according to the first embodiment of the present invention.

FIGS. 5A to 5D are diagrams for describing a first mitigation circuit of mitigation circuits according to the first embodiment of the present invention.

FIGS. 6A to 6D are diagrams for describing a second mitigation circuit of the mitigation circuits according to the first embodiment of the present invention.

FIG. 7 is a plan view showing a main configuration of a connection unit according to the first embodiment of the present invention.

FIG. 8 is a cross-sectional view taken along line A-A in FIG. 7.

FIG. 9 is a cross-sectional view showing a modified example of the connection unit according to the first embodiment of the present invention.

FIGS. 10A to 10C are diagrams showing examples of a distribution of phase shift amounts generated in the digital phase shifter related to the first embodiment.

FIG. 11 is a plan view showing a schematic configuration of a digital phase shifter according to a second embodiment of the present invention.

FIGS. 12A and 12B are diagrams showing examples of a distribution of phase shift amounts generated in the digital phase shifter related to the second embodiment.

FIG. 13 is a diagram showing an example of a distribution of phase shift amounts generated in the digital phase shifter related to the second embodiment.

PREFERRED EMBODIMENTS

Hereinafter, a digital phase shifter according to an embodiment of the present invention will be described in detail with reference to the drawings. In the drawings referred to below, the dimensions of each member are appropriately changed as necessary and illustrated to facilitate understanding.

First Embodiment
<Digital Phase Shifter>

FIG. 1 is a plan view showing a schematic configuration of a digital phase shifter according to a first embodiment of the present invention. As shown in FIG. 1, a digital phase shifter 100 of the present embodiment includes a plurality of digital phase shift circuits 10 (10-1 to 10-43) and a plurality of connection units 20 (20-1 to 20-6). In this digital phase shifter 100, the plurality of digital phase shift circuits 10 connected in cascade perform a phase shift process for a signal S having a predetermined frequency band. The signal S is a high-frequency signal having a frequency band of microwaves, quasi-millimeter waves, millimeter waves, or the like.

The plurality of digital phase shift circuits 10 are electrically connected in cascade. Although an example in which 43 digital phase shift circuits 10 (10-1 to 10-43) are connected in cascade is shown in FIG. 1, the number of digital phase shift circuits 10 connected in cascade is arbitrary. In the example shown in FIG. 1, for convenience of description, the 43 digital phase shift circuits 10 connected in cascade are referred to as the digital phase shift circuits 10-1, 10-2, . . . , and 10-43 in the order in which the signal S flows. However, a direction in which the signal S flows may be reversed.

Here, the digital phase shift circuits 10 constitute a digital phase shift circuit group 30 in units of a plurality of digital phase shift circuits 10. Specifically, the 1^stto 10^thdigital phase shift circuits 10-1 to 10-10 constitute a digital phase shift circuit group 30-1 and the 12^thto 21^stdigital phase shift circuits 10-12 to 10-21 constitute a digital phase shift circuit group 30-2. The 23^ndto 32^nddigital phase shift circuits 10-23 to 10-32 constitute a digital phase shift circuit group 30-3 and the 34^thto 43^rddigital phase shift circuits 10-34 to 10-43 constitute a digital phase shift circuit group 30-4.

In other words, the digital phase shifter 100 includes the digital phase shift circuit group 30-1 in which the plurality of digital phase shift circuits 10-1 to 10-10 are connected in cascade and the digital phase shift circuit group 30-2 in which the plurality of digital phase shift circuits 10-12 to 10-21 are connected in cascade. Also, the digital phase shifter 100 includes the digital phase shift circuit group 30-3 in which the plurality of digital phase shift circuits 10-23 to 10-32 are connected in cascade and the digital phase shift circuit group 30-4 in which the plurality of digital phase shift circuits 10-34 to 10-43 are connected in cascade.

However, the three digital phase shift circuits 10-11, 10-22, and 10-33 do not constitute the digital phase shift circuit group 30. These digital phase shift circuits 10-11, 10-22, and 10-33 are relay digital phase shift circuits provided between two digital phase shift circuits 30. Specifically, the digital phase shift circuit 10-11 is provided between the digital phase shift circuit group 30-1 and the digital phase shift circuit group 30-2. The digital phase shift circuit 10-22 is provided between the digital phase shift circuit group 30-2 and the digital phase shift circuit group 30-3. The digital phase shift circuit 10-33 is provided between the digital phase shift circuit group 30-3 and the digital phase shift circuit group 30-4.

Here, in the present embodiment, at least one of the digital phase shift circuits 10-1 to 10-43 is a mitigation circuit RC that mitigates a distribution of phase shift amounts caused by weak reflections occurring in front of and behind the connection unit 20. Mitigation circuits RC include a first mitigation circuit RC1 and a second mitigation circuit RC2. The first mitigation circuit RC1 is a digital phase shift circuit having a larger phase shift amount than the digital phase shift circuits 10 other than the mitigation circuit RC (the first mitigation circuit RC1 and the second mitigation circuit RC2) and is a circuit configured to mitigate a recess portion in the above-described distribution of phase shift amounts (see FIGS. 10A to 10C). The second mitigation circuit RC2 is a digital phase shift circuit 10 having a smaller phase shift amount than the digital phase shift circuits 10 other than the mitigation circuit RC (the first mitigation circuit RC1 and the second mitigation circuit RC2) and is a circuit configured to mitigate a projection portion in the above-described distribution of phase shift amounts (see FIGS. 10A to 10C).

In FIG. 1, an example in which the digital phase shift circuits 10-5 and 10-10 to 10-12 are used as the mitigation circuit RC is shown. For example, the digital phase shift circuit 10-5 is referred to as the first mitigation circuit RC1 and the digital phase shift circuits 10-10 to 10-12 are referred to as the second mitigation circuit RC2. In addition, details of the specific configuration of the mitigation circuit RC (the first mitigation circuit RC1 and the second mitigation circuit RC2) and which of the digital phase shift circuits 10 is the mitigation circuit RC will be described below.

The connection units 20 have a bend-type shape and connect the digital phase shift circuit groups 30 and the relay digital phase shift circuits (the digital phase shift circuits 10-11, 10-22, and 10-33). In the example shown in FIG. 1, the connection unit has a 90° bend shape. Specifically, the connection unit 20-1 connects the other end opposed to the one end to which the signal S of the digital phase shifter group 30-1 is input and one end of the digital phase shift circuit 10-11. The connection unit 20-2 connects the other end of the digital phase shift circuit 10-11 and one end of the digital phase shift circuit group 30-2. The connection unit 20-3 connects the other end of the digital phase shift circuit group 30-2 and one end of the digital phase shift circuit 10-22. The connection unit 20-4 connects the other end of the digital phase shift circuit 10-22 and one end of the digital phase shift circuit group 30-3. The connection unit 20-5 connects the other end of the digital phase shift circuit group 30-3 and one end of the digital phase shift circuit 10-33. The connection unit 20-6 connects the other end of the digital phase shift circuit 10-33 and one end of the digital phase shift circuit group 30-4.

That is, the connection unit 20-1 connects the digital phase shift circuit 10-10 of the digital phase shift circuit group 30-1 to the digital phase shift circuit 10-11. The connection unit 20-2 connects the digital phase shift circuit 10-11 to the digital phase shift circuit 10-12 of the digital phase shift circuit group 30-2. The connection unit 20-3 connects the digital phase shift circuit 10-21 of the digital phase shift circuit group 30-2 to the digital phase shift circuit 10-22. The connection unit 20-4 connects the digital phase shift circuit 10-22 to the digital phase shift circuit 10-23 of the digital phase shift circuit group 30-3. The connection unit 20-5 connects the digital phase shift circuit 10-32 of the digital phase shift circuit group 30-3 to the digital phase shift circuit 10-33. The connection unit 20-6 connects the digital phase shift circuit 10-33 to the digital phase shift circuit 10-34 of the digital phase shift circuit group 30-4.

When the digital phase shift circuit group 30-1 and the digital phase shift circuit 10-11 are connected by the connection unit 20-1, the path of the signal S is bent 90°. When the digital phase shift circuit 10-11 and the digital phase shift circuit group 30-2 are connected by the connection unit 20-2, the path of the signal S is bent 90°. When the digital phase shift circuit group 30-2 and the digital phase shift circuit 10-22 are connected by the connection unit 20-3, the path of the signal S is bent 90°. When the digital phase shift circuit 10-22 and the digital phase shift circuit group 30-3 are connected by the connection unit 20-4, the path of the signal S is bent 90°. When the digital phase shift circuit group 30-3 and the digital phase shift circuit 10-33 are connected by the connection unit 20-5, the path of the signal S is bent 90°. When the digital phase shift circuit 10-33 and the digital phase shift circuit group 30-4 are connected by the connection unit 20-6, the path of the signal S is bent 90°. Thus, the digital phase shift circuit groups 30-1 to 30-4 are arranged in parallel to each other and are connected in a meander shape via the digital phase shift circuits 10-11, 10-22, and 10-33 by the connection units 20-1 to 20-6. In addition, details of the connection unit 20 will be described below.

FIG. 2 is a perspective view showing a configuration of the digital phase shift circuit according to the first embodiment of the present invention. As shown in FIG. 2, the digital phase shift circuit 10 includes a signal line 1, a pair of inner lines 2 (a first inner line 2a and a second inner line 2b), a pair of outer lines 3 (a first outer line 3a and a second outer line 3b), a pair of ground conductors 4 (a first ground conductor 4a and a second ground conductor 4b), a capacitor 5, a plurality of connection conductors 6, four electronic switches 7 (a first electronic switch 7a, a second electronic switch 7b, a third electronic switch 7c, and a fourth electronic switch 7d), and a switch control unit 8.

The signal line 1 is a linear strip-shaped conductor extending in a predetermined direction. That is, the signal line 1 is a long plate-shaped conductor having a certain width W1, a certain thickness, and a predetermined length. In the example shown in FIG. 2, the signal S flows through the signal line 1 in a direction from the front side to the back side.

The first inner line 2a is a linear strip-shaped conductor. That is, the first inner line 2a is a long plate-shaped conductor having a certain width, a certain thickness, and a predetermined length. The first inner line 2a extends in a direction that is the same as the extension direction of the signal line 1. The first inner line 2a is provided parallel to the signal line 1 and is separated from one side of the signal line 1 (the right side in FIG. 2) by a predetermined distance M1.

The second inner line 2b is a linear strip-shaped conductor. That is, the second inner line 2b is a long plate-shaped conductor having a certain width, a certain thickness, and a predetermined length like the first inner line 2a. The second inner line 2b extends in a direction that is the same as the extension direction of the signal line 1. The second inner line 2b is provided parallel to the signal line 1 and is separated from the other side of the signal line 1 (the left side in FIG. 2) by the predetermined distance M1.

The first outer line 3a is a linear strip-shaped conductor provided at a position farther from the signal line 1 than the first inner line 2a at the one side of the signal line 1. The first outer line 3a is a long plate-shaped conductor having a certain width, a certain thickness, and a predetermined length. The first outer line 3a is provided parallel to the signal line 1 at an interval of a predetermined distance from the signal line 1 in a state in which the first inner line 2a is sandwiched between the signal line 1 and the first outer line 3a. The first outer line 3a extends in a direction that is the same as the extension direction of the signal line 1 like the first inner line 2a and the second inner line 2b.

The second outer line 3b is a linear strip-shaped conductor provided at a position farther from the signal line 1 than the second inner line 2b at the other side of the signal line 1. The second outer line 3b is a long plate-shaped conductor having a certain width, a certain thickness, and a predetermined length like the first outer line 3a. The second outer line 3b is provided in parallel at an interval of a predetermined distance from the signal line 1 in a state in which the second inner line 2b is sandwiched between the second outer line 3b and the signal line 1. The second outer line 3b extends in a direction that is the same as the extension direction of the signal line 1 like the first inner line 2a and the second inner line 2b.

The first ground conductor 4a is a linear strip-shaped conductor provided at one end side of each of the first inner line 2a, the second inner line 2b, the first outer line 3a, and the second outer line 3b. The first ground conductor 4a is electrically connected to one end of each of the first inner line 2a, the second inner line 2b, the first outer line 3a, and the second outer line 3b. The first ground conductor 4a is a long plate-shaped conductor having a certain width, a certain thickness, and a predetermined length.

The first ground conductor 4a is provided orthogonal to the first inner line 2a, the second inner line 2b, the first outer line 3a, and the second outer line 3b extending in the same direction. The first ground conductor 4a is provided below the first inner line 2a, the second inner line 2b, the first outer line 3a, and the second outer line 3b at an interval of a predetermined distance therefrom.

The first ground conductor 4a is set so that one end (a right end in FIG. 2) in the left and right directions has substantially the same position as the right edge of the first outer line 3a. Also, the first ground conductor 4a is set so that the other end (a left end in FIG. 2) in the left and right directions has substantially the same position as the left edge of the second outer line 3b.

The second ground conductor 4b is a linear strip-shaped conductor provided at the other end side of each of the first inner line 2a, the second inner line 2b, the first outer line 3a, and the second outer line 3b. The second ground conductor 4b is a long plate-shaped conductor having a certain width, a certain thickness, and a predetermined length like the first ground conductor 4a.

The second ground conductor 4b is arranged parallel to the first ground conductor 4a and is provided orthogonal to the first inner line 2a, the second inner line 2b, the first outer line 3a, and the second outer line 3b like the first ground conductor 4a. The second ground conductor 4b is provided below the first inner line 2a, the second inner line 2b, the first outer line 3a, and the second outer line 3b at an interval of a predetermined distance therefrom.

The second ground conductor 4b is set so that one end (the right end in FIG. 2) in the left and right directions has substantially the same position as the right edge of the first outer line 3a. Also, the second ground conductor 4b is set so that the other end (the left end in FIG. 2) in the left and right directions has substantially the same position as the left edge of the second outer line 3b. That is, the second ground conductor 4b has the same position as the first ground conductor 4a in the left and right directions.

The capacitor 5 is provided between the other end of the signal line 1 and the second ground conductor 4b. For example, the capacitor 5 has an upper electrode connected to the signal line 1 and a lower electrode electrically connected to the fourth electronic switch 7d. For example, the capacitor 5 is a thin film capacitor having a metal insulator metal (MIM) structure. In addition, the capacitor 5 has capacitance Ca corresponding to an opposed to area of the parallel plate. Here, instead of a parallel flat capacitor, a comb tooth type capacitor may be used as the capacitor 5.

The plurality of connection conductors 6 include at least the connection conductors 6a to 6f. The connection conductor 6a is a conductor that electrically and mechanically connects one end of the first inner line 2a and the first ground conductor 4a. For example, the connection conductor 6a is a conductor extending in the up and down direction. The connection conductor 6a has one end (an upper end) connected to the lower surface of the first inner line 2a and the other end (a lower end) connected to the upper surface of the first ground conductor 4a.

The connection conductor 6b is a conductor that electrically and mechanically connects one end of the second inner line 2b and the first ground conductor 4a. For example, the connection conductor 6b is a conductor extending in the up and down direction like the connection conductor 6a. The connection conductor 6b has one end (an upper end) connected to the lower surface of the second inner line 2b and the other end (a lower end) connected to the upper surface of the first ground conductor 4a.

The connection conductor 6c is a conductor that electrically and mechanically connects one end of the first outer line 3a and the first ground conductor 4a. For example, the connection conductor 6c is a conductor extending in the up and down direction. The connection conductor 6c has one end (an upper end) connected to the lower surface at one end of the first outer line 3a and the other end (a lower end) connected to the upper surface of the first ground conductor 4a.

The connection conductor 6d is a conductor that electrically and mechanically connects the other end of the first outer line 3a and the second ground conductor 4b. For example, the connection conductor 6d is a conductor extending in the up and down direction. The connection conductor 6d has one end (an upper end) connected to the lower surface at the other end of the first outer line 3a and the other end (a lower end) connected to the upper surface of the second ground conductor 4b.

The connection conductor 6e is a conductor that electrically and mechanically connects one end of the second outer line 3b and the first ground conductor 4a. For example, the connection conductor 6e is a conductor extending in the up and down direction. The connection conductor 6e has one end (an upper end) connected to the lower surface at one end of the second outer line 3b, and the other end (a lower end) connected to the upper surface of the first ground conductor 4a.

The connection conductor 6f is a conductor that electrically and mechanically connects the other end of the second outer line 3b and the second ground conductor 4b. For example, the connection conductor 6f is a conductor extending in the up and down direction. The connection conductor 6f has one end (an upper end) connected to the lower surface at the other end of the second outer line 3b and the other end (a lower end) connected to the upper surface of the second ground conductor 4b.

The connection conductor 6g is a conductor that electrically and mechanically connects the other end of the signal line 1 and the upper electrode of the capacitor 5. For example, the connection conductor 6g is a conductor extending in the up and down direction. The connection conductor 6g has one end (an upper end) connected to the lower surface at the other end of the signal line 1 and the other end (a lower end) connected to the upper electrode of the capacitor 5.

The first electronic switch 7a is connected between the other end of the first inner line 2a and the second ground conductor 4b. The first electronic switch 7a is, for example, a metal-oxide-semiconductor (MOS)-type field-effect transistor (FET). The first electronic switch 7a has a drain terminal electrically connected to the other end of the first inner line 2a, a source terminal electrically connected to the second ground conductor 4b, and a gate terminal electrically connected to the switch control unit 8.

The first electronic switch 7a is controlled in a closed state or an open state on the basis of a gate signal input from the switch control unit 8 to the gate terminal. The closed state is a state in which the drain terminal and the source terminal are electrically connected. The open state is a state in which the drain terminal and the source terminal are not electrically connected and the electrical connection is disconnected. The first electronic switch 7a, by a control of the switch control unit 8, is switched in an electrically connected state in which the other end of the first inner line 2a is electrically connected to the second ground conductor 4b or an electrically disconnected state in which the first inner line 2a is electrically disconnected.

The second electronic switch 7b is connected between the other end of the second inner line 2b and the second ground conductor 4b. The second electronic switch 7b is, for example, a MOS-type FET. The second electronic switch 7b has a drain terminal connected to the other end of the second inner line 2b, a source terminal connected to the second ground conductor 4b, and a gate terminal connected to the switch control unit 8.

The second electronic switch 7b is controlled in a closed state or an open state on the basis of a gate signal input from the switch control unit 8 to the gate terminal. The second electronic switch 7b, by a control of the switch control unit 8, is switched in an electrically connected state in which the other end of the second inner line 2b is electrically connected to the second ground conductor 4b or an electrically disconnected state in which the other end of the second inner line 2b is disconnected.

The third electronic switch 7c is connected between the other end of the signal line 1 and the second ground conductor 4b. The third electronic switch 7c is, for example, a MOS-type FET, and has a drain terminal connected to the other end of the signal line 1, a source terminal connected to the second ground conductor 4b, and a gate terminal connected to the switch control unit 8. Although the third electronic switch 7c is provided on the other end side of the signal line 1 in the example shown in FIG. 2, the present invention is not limited thereto and the third electronic switch 7c may be provided on one end side of the signal line 1. In addition, the third electronic switch 7c may not be used if it is not necessary.

The third electronic switch 7c is controlled in a closed state or an open state on the basis of a gate signal input from the switch control unit 8 to the gate terminal. The third electronic switch 7c, by a control of the switch control unit 8, is switched in an electrically connected state in which the other end of the signal line 1 is electrically connected to the second ground conductor 4b or an electrically disconnected state in which the other end of the signal line 1 is disconnected to the second ground conductor 4b.

The fourth electronic switch 7d is connected in series to the capacitor 5 between the other end of the signal line 1 and the second ground conductor 4b. The fourth electronic switch 7d is, for example, a MOS-type FET. In the example shown in FIG. 2, the fourth electronic switch 7d has a drain terminal connected to the lower electrode of the capacitor 5, a source terminal connected to the second ground conductor 4b, and a gate terminal connected to the switch control unit 8.

The fourth electronic switch 7d is controlled in a closed state or an open state on the basis of a gate signal input from the switch control unit 8 to the gate terminal. The fourth electronic switch 7d, by a control of the switch control unit 8, is switched in an electrically connected state in which the lower electrode of the capacitor 5 is electrically connected to the second ground conductor 4b or an electrically disconnected state in which the lower electrode of the capacitor 5 is disconnected to the second ground conductor 4b.

The switch control unit 8 is a control circuit that controls the first electronic switch 7a, the second electronic switch 7b, the third electronic switch 7c, and the fourth electronic switch 7d, which are a plurality of electronic switches 7. For example, the switch control unit 8 includes four output ports. The switch control unit 8 individually controls each of the plurality of electronic switches 7 in an open state or a closed state by outputting separate gate signals from the output ports and supplying the gate signals to the gate terminals of the plurality of electronic switches 7.

Although a schematic diagram in which the digital phase shift circuit 10 is viewed in perspective so that the mechanical structure of the digital phase shift circuit 10 is easily understood is shown in FIG. 2, the actual digital phase shift circuit 10 is formed as a multilayer structure using semiconductor manufacturing technology.

As an example, in the digital phase shift circuit 10, the signal line 1, the first inner line 2a, the second inner line 2b, the first outer line 3a, and the second outer line 3b are formed on the first conductive layer. The first ground conductor 4a and the second ground conductor 4b are formed on a second conductive layer opposed to the first conductive layer in a state in which an insulating layer is sandwiched. A component formed on the first conductive layer and a component formed on the second conductive layer are connected to each other through via-holes. The plurality of connection conductors 6 correspond to the via-holes buried inside of the insulating layer.

Next, an operation of the digital phase shift circuit 10 in the present embodiment will be described. The digital phase shift circuit 10 has a high-delay mode and a low-delay mode as operating modes. The digital phase shift circuit 10 operates in the high-delay mode or the low-delay mode.

<<High-Delay Mode>>

FIG. 3 is a diagram for describing the high-delay mode of the digital phase shift circuit according to the first embodiment of the present invention. The high-delay mode is a mode in which a first phase difference is generated in the signal S. In the high-delay mode, as shown in FIG. 3, the first electronic switch 7a and the second electronic switch 7b are controlled in the open state and the fourth electronic switch 7d is controlled in the closed state.

The first electronic switch 7a is controlled in the open state and therefore the electrical connection between the other end of the first inner line 2a and the second ground conductor 4b is disconnected. The second electronic switch 7b is controlled in the open state and therefore the electrical connection between the other end of the second inner line 2b and the second ground conductor 4b is disconnected. The fourth electronic switch 7d is controlled in the closed state and therefore the other end of the signal line 1 is connected to the second ground conductor 4b via the capacitor 5.

When the signal S propagates through the signal line 1 in a direction from the input end (the other end) to the output end (one end), the return current R1 flows from the one end to the other end in a direction opposite that of the signal S. In the high-delay mode, because the first electronic switch 7a and the second electronic switch 7b are in the open state, the return current R1 mainly flows through the first outer line 3a and the second outer line 3b as shown in FIG. 3.

Because the return current R1 flows through the first outer line 3a and the second outer line 3b in the high-delay mode, the inductance value L is larger than that in the low-delay mode. In the high-delay mode, it is possible to obtain a delay amount larger than that in the low-delay mode. Also, because the other end of the signal line 1 and the second ground conductor 4b are electrically connected by the capacitor 5 when the fourth electronic switch 7d is in the closed state, the capacitance value C of the digital phase shift circuit 10 is also large. Consequently, in the high-delay mode, it is possible to obtain a delay amount larger than that in the low-delay mode.

<<Low-Delay Mode>>

FIG. 4 is a diagram for describing the low-delay mode of the digital phase shift circuit according to the first embodiment of the present invention. The low-delay mode is a mode in which a second phase difference smaller than a first phase difference is generated in the signal S. In the low-delay mode, as shown in FIG. 4, the first electronic switch 7a and the second electronic switch 7b are controlled in a closed state and the fourth electronic switch 7d is controlled in an open state.

When the first electronic switch 7a is controlled in the closed state, the other end of the first inner line 2a and the second ground conductor 4b are electrically connected. When the second electronic switch 7b is controlled in the closed state, the other end of the second inner line 2b and the second ground conductor 4b are electrically connected.

When the signal S propagates through the signal line 1 in a direction from the input end (the other end) to the output end (one end), the return current R2 flows from the one end to the other end in a direction opposite that of the signal S. In the low-delay mode, because the first electronic switch 7a and the second electronic switch 7b are in the closed state, the return current R2 mainly flows through the first inner line 2a and the second inner line 2b as shown in FIG. 4.

Because the return current R2 flows through the first inner line 2a and the second inner line 2b in the low-delay mode, the inductance value L is smaller than that in the high-delay mode. The delay amount in the low-delay mode is smaller than the delay amount in the high-delay mode. Although the capacitor 5 is connected to the other end of the signal line 1, because the fourth electronic switch 7d is in the open state, the capacitance of capacitor 5 is non-functional (invisible from the signal line 1) and there is only parasitic capacitance that is significantly less than the capacitance of the capacitor 5. Consequently, in the low-delay mode, it is possible to obtain a delay amount smaller than that in the high-delay mode.

Here, in the low-delay mode, the loss of the signal line 1 can be intentionally increased by controlling the third electronic switch 7c in a closed state. This is to make the loss of the high-frequency signal in the low-delay mode equal to the loss of the high-frequency signal in the high-delay mode.

That is, the loss of the high-frequency signal in the low-delay mode is clearly less than the loss of the high-frequency signal in the high-delay mode. This loss difference causes an amplitude difference of the high-frequency signal output from the digital phase shift circuit 10 when the operation mode is switched between the low-delay mode and the high-delay mode. In relation to this circumstance, the digital phase shift circuit 10 can eliminate the above-described amplitude difference by controlling the third electronic switch 7c in the closed state in the low-delay mode.

FIGS. 5A to 5D are diagrams for describing the first mitigation circuit of the mitigation circuits according to the first embodiment of the present invention. The basic configuration of the first mitigation circuit RC1 is substantially similar to the digital phase shift circuit 10 (hereinafter referred to as a “standard digital phase shift circuit ST”) other than the mitigation circuit RC (the first mitigation circuit RC1 and the second mitigation circuit RC2). However, the configuration of the first mitigation circuit RC1 is slightly different from that of the standard digital phase shift circuit ST so that the first mitigation circuit RC1 has a larger phase shift amount than the standard digital phase shift circuit ST.

Specifically, the first mitigation circuit RC1 has a configuration that satisfies at least one of the conditions listed below.

- Condition 1: The length of the first mitigation circuit RC1 is longer than the length of the standard digital phase shift circuit ST.
- Condition 2: The distance between the signal line 1 and the inner line 2 in the first mitigation circuit RC1 is shorter than that in the standard digital phase shift circuit ST.
- Condition 3: The distance between the signal line 1 and the outer line 3 in the first mitigation circuit RC1 is longer than that in the standard digital phase shift circuit ST.
- Condition 4: The capacitor 5 of the first mitigation circuit RC1 is larger than that of the standard digital phase shift circuit ST.
- Condition 5: The electronic switches 7a and 7b of the first mitigation circuit RC1 are larger than those of the standard digital phase shift circuit ST.

FIG. 5A is a diagram showing the first mitigation circuit RC1 satisfying the above-described “condition 1.” A length Pa of the first mitigation circuit RC1 shown in FIG. 5A (the length of the signal line 1, the inner line 2, the outer line 3, or the like) is longer than a length P of the standard digital phase shift circuit ST.

FIG. 5B is a diagram showing the first mitigation circuit RC1 satisfying the above-described “condition 2.” A distance Qa between the signal line 1 and the inner line 2 (the first inner line 2a and the second inner line 2b) in the first mitigation circuit RC1 shown in FIG. 5B is shorter than a distance Q between the signal line 1 and the inner line 2 (the first inner line 2a and the second inner line 2b) in the standard digital phase shift circuit ST.

FIG. 5C is a diagram showing the first mitigation circuit RC1 satisfying the above-described “condition 3.” A distance Ra between the signal line 1 and the outer line 3 (the first outer line 3a and the second outer line 3b) in the first mitigation circuit RC1 shown in FIG. 5C is longer than a distance R between the signal line 1 and the outer line 3 (the first outer line 3a and the second outer line 3b) in the standard digital phase shift circuit ST.

FIG. 5D is a diagram showing the first mitigation circuit RC1 satisfying the above-described “condition 4.” A size of the capacitor 5 in the first mitigation circuit RC1 shown in FIG. 5D is larger than that of the capacitor 5 in the standard digital phase shift circuit ST. Although not shown, sizes of the first electronic switch 7a and the second electronic switch 7b (see FIGS. 2 to 4) of the first mitigation circuit RC1 satisfying the above-described “condition 5” are larger than those of the first electronic switch 7a and the second electronic switch 7b of the standard digital phase shift circuit ST.

As described above, the first mitigation circuit RC1 has a larger phase shift amount than the standard digital phase shift circuit ST. Thus, it is possible to increase the phase shift amount using the first mitigation circuit RC1 instead of the standard digital phase shift circuit ST. Therefore, for example, when a distribution of phase shift amounts caused by weak reflections occurring in front of and behind the connection unit has a recess portion (see FIGS. 10A to 10C), the first mitigation circuit RC1 can be used to mitigate the recess portion.

<<Second Mitigation Circuit>>

FIGS. 6A to 6D are diagrams for describing the second mitigation circuit of the mitigation circuits according to the first embodiment of the present invention. A basic configuration of the second mitigation circuit RC2 is substantially similar to that of the standard digital phase shift circuit ST like the first mitigation circuit RC1. However, a configuration of the second mitigation circuit RC2 is slightly different from that of the standard digital phase shift circuit ST so that the second mitigation circuit RC2 has a smaller phase shift amount than the standard digital phase shift circuit ST.

Specifically, the second mitigation circuit RC2 has a configuration that satisfies at least one of the conditions listed below.

- Condition 1: The length of the second mitigation circuit RC2 is shorter than the length of the standard digital phase shift circuit ST.
- Condition 2: The distance between the signal line 1 and the inner line 2 in the second mitigation circuit RC2 is longer than that in the standard digital phase shift circuit ST.
- Condition 3: The distance between the signal line 1 and the outer line 3 in the second mitigation circuit RC2 is shorter than that in the standard digital phase shift circuit ST.
- Condition 4: The capacitor 5 of the second mitigation circuit RC2 is smaller than that of the standard digital phase shift circuit ST.
- Condition 5: The electronic switches 7a and 7b of the second mitigation circuit RC2 are smaller than those of the standard digital phase shift circuit ST.

FIG. 6A is a diagram showing the second mitigation circuit RC2 satisfying the above-described “condition 1.” A length Pa of the second mitigation circuit RC2 shown in FIG. 6A (the length of the signal line 1, the inner line 2, the outer line 3, or the like) is shorter than a length P of the standard digital phase shift circuit ST.

FIG. 6B is a diagram showing the second mitigation circuit RC2 satisfying the above-described “condition 2.” A distance Qa between the signal line 1 and the inner line 2 (the first inner line 2a and the second inner line 2b) in the second mitigation circuit RC2 shown in FIG. 6B is longer than a distance Q between the signal line 1 and the inner line 2 (the first inner line 2a and the second inner line 2b) in the standard digital phase shift circuit ST.

FIG. 6C is a diagram showing the second mitigation circuit RC2 satisfying the above-described “condition 3.” A distance Ra between the signal line 1 and the outer line 3 (the first outer line 3a and the second outer line 3b) in the second mitigation circuit RC2 shown in FIG. 6C is shorter than a distance R between the signal line 1 and the outer line 3 (the first outer line 3a and the second outer line 3b) in the standard digital phase shift circuit ST.

FIG. 6D is a diagram showing the second mitigation circuit RC2 satisfying the above-described “condition 4.” A size of the capacitor 5 in the second mitigation circuit RC2 shown in FIG. 6D is smaller than that of the capacitor 5 in the standard digital phase shift circuit ST. Although not shown, sizes of the first electronic switch 7a and the second electronic switch 7b (see FIGS. 2 to 4) of the second mitigation circuit RC2 satisfying the above-described “condition 5” are smaller than those of the first electronic switch 7a and the second electronic switch 7b of the standard digital phase shift circuit ST.

As described above, the second mitigation circuit RC2 has a smaller phase shift amount than the standard digital phase shift circuit ST. Thus, it is possible to decrease the phase shift amount using the second mitigation circuit RC2 instead of the standard digital phase shift circuit ST. Therefore, for example, when a distribution of phase shift amounts caused by weak reflections occurring in front of and behind the connection unit has a projection portion (see FIGS. 10A to 10C), the second mitigation circuit RC2 can be used to mitigate the projection portion.

FIG. 7 is a plan view showing a main configuration of the connection unit according to the first embodiment of the present invention. FIG. 8 is a cross-sectional view taken along line A-A in FIG. 7. In addition, the digital phase shifter 100 of the present embodiment includes six connection units 20 (connection units 20-1 to 20-6), but the connection unit 20-1 will be described here because the six connection units 20 have similar configurations. As shown in FIGS. 7 and 8, the connection unit 20-1 includes a first connection line 21, a second connection line 22, a third connection line 23, a first ground layer 24, and a second ground layer 25.

The first connection line 21 is, for example, a long plate-shaped conductor having a certain width W2, a certain thickness, and a predetermined length. The first connection line 21 connects the signal line 1 of the digital phase shift circuit 10-10 and the signal line 1 of the digital phase shift circuit 10-11. The signal S output from the signal line 1 of the digital phase shift circuit 10-10 is input to the signal line 1 of the digital phase shift circuit 10-11 via the first connection line 21. In addition, the width W2 of the first connection line 21 may be similar to the width W1 of the signal line 1 or may be wider than the width W1.

The second connection line 22 is a long plate-shaped conductor having a certain width, a certain thickness, and a predetermined length. The second connection line 22 extends in a direction that is the same as the extension direction of the signal line 1. The second connection line 22 is provided parallel to the first connection line 21 and is separated by a predetermined distance M2. Specifically, the second connection line 22 is arranged at both sides of the first connection line 21 at an interval of a predetermined distance M2 from the first connection line 21. In addition, in the following description, the second connection line 22 arranged at one side of the first connection line 21 may be referred to as a “second connection line 22a” and the second connection line 22 arranged at the other side of the first connection line 21 may be referred to as a “second connection line 22b.”

The predetermined distance M2 may be equivalent to the predetermined distance M1 or may be shorter than the predetermined distance M1. For example, when the predetermined distance M1 is 10 μm, the predetermined distance M2 may be set to less than 10 μm. More preferably, the predetermined distance M2 is, for example, 2.5 μm or 2 μm or less, and it is desirable to make the second connection line 22 as close as possible to the first connection line 21. In the present embodiment, the second connection line 22 may be made close to the manufacturing limit or near the manufacturing limit with respect to the first connection line 21.

The second connection line 22 connects the inner line 2 of the digital phase shift circuit 10-10 and the inner line 2 of the digital phase shift circuit 10-11. In the example shown in FIG. 7, the second connection line 22a has one end connected to the first inner line 2a of the digital phase shift circuit 10-10 and the other end connected to the first inner line 2a of the digital phase shift circuit 10-11. The second connection line 22b has one end connected to the second inner line 2b of the digital phase shift circuit 10-10 and the other end connected to the second inner line 2b of the digital phase shift circuit 10-11.

The third connection lines 23 are strip-shaped conductors provided farther from the first connection line 21 than the second connection line 22 at both sides that are one side and the other side of the first connection line 21. The third connection line 23 is provided parallel to the first connection line 21 at an interval of a predetermined distance in a state in which the second connection line 22 is sandwiched between the first connection line 21 and the third connection line 23. In addition, in the following description, the third connection line 23 arranged at the one side of the first connection line 21 may be referred to as a “third connection line 23a” and the third connection line 23 arranged at the other side of the first connection line 21 may be referred to as a “third connection line 23b.”

The third connection line 23 connects the outer line 3 of the digital phase shift circuit 10-10 and the outer line 3 of the digital phase shift circuit 10-11. In the example shown in FIG. 7, the third connection line 23a has one end connected to the first outer line 3a of the digital phase shift circuit 10-10 and the other end connected to the first outer line 3a of the digital phase shift circuit 10-11. The third connection line 23b has one end connected to the second outer line 3b of the digital phase shift circuit 10-10 and the other end connected to the second outer line 3b of the digital phase shift circuit 10-11.

The first ground layer 24 is provided above the first connection line 21 and the second connection line 22 at an interval of a predetermined distance therefrom. In the first ground layer 24, the width of the first ground layer 24 preferably extends to at least one side surface 220 of each second connection line 22. The side surface 220 is a side surface opposed to the side where the first connection line 21 is arranged.

The first ground layer 24 is connected to each of the second connection line 22a and the second connection line 22b via via-holes 40. As shown in FIG. 7, a plurality of via-holes 40 are arrayed along the second connection line 22a and a plurality of via-holes are arrayed along the second connection line 22b.

The second ground layer 25 is provided below the first connection line 21 and the second connection line 22 at an interval of a predetermined distance therefrom. In the second ground layer 25, the width of the second ground layer 25 preferably extends to at least one side surface 220 of each second connection line 22.

The second ground layer 25 is connected to each of the second connection line 22a and the second connection line 22b via via-holes 42. Like the via-holes 40, a plurality of via-holes 42 are arrayed along the second connection line 22a and a plurality of via-holes 42 are arrayed along the second connection line 22b.

FIG. 9 is a cross-sectional view showing a modified example of the connection unit according to the first embodiment of the present invention. As shown in FIG. 9, the connection unit 20 has the first ground layer 24 extending above the third connection line 23 and the second ground layer 25 extending below the third connection line 23.

In this modified example, the first ground layer 24 is connected to each of the second connection line 22a and the second connection line 22b via the via-holes 40. The first ground layer 24 is connected to each of the third connection line 23a and the third connection line 23b via via-holes 41. In addition, in the configuration illustrated in FIG. 9, a plurality of via-holes 41 are arrayed along the third connection line 23a and a plurality of via-holes 41 are arrayed along the third connection line 23b.

Also, the second ground layer 25 is connected to each of the second connection line 22a and the second connection line 22b via via-holes 42. The second ground layer is connected to each of the third connection line 23a and the third connection line 23b via via-holes 43. In addition, in the configuration illustrated in FIG. 9, like the via-holes 41, a plurality of via-holes 43 are arrayed along the third connection line 23a and a plurality of via-holes 43 are arrayed along the third connection line 23b.

Although the connection unit 20-1 has a first ground layer 24 and a second ground layer 25 in the example shown in FIGS. 8 and 9, the present invention is not limited thereto. At least one of the first ground layer 24 and the second ground layer 25 may be provided. That is, a ground layer may be arranged in at least one of an upward direction and a downward direction of the first connection line 21.

FIGS. 10A to 10C are diagrams showing an example of a distribution of phase shift amounts generated in a digital phase shifter related to the first embodiment. The phase shift amount distributions shown in FIGS. 10A to 10C are for a digital phase shift circuit which is similar to the digital phase shifter 100 shown in FIG. 1 and in which the mitigation circuit RC (the first mitigation circuit RC1 and the second mitigation circuit RC2) is not provided. In addition, in the graphs shown in FIGS. 10A to 10C, the horizontal axis represents a number (“l” to “43”) of the digital phase shift circuit 10 and the vertical axis represents a phase shift amount for each digital phase shift circuit 10.

The phase shift amount distributions shown in FIGS. 10A to 10C are obtained when switching control is sequentially performed for the low-delay mode in the order of the digital phase shift circuits 10-1 to 10-43 from the state where all the digital phase shift circuits 10-1 to 10-43 are set in the high-delay mode. The phase shift amount distribution shown in FIG. 10A is that of a case where the frequency of the signal S is 30 [GHz]. The phase shift amount distribution shown in FIG. 10B is that of a case where the frequency of the signal S is 27 [GHz]. The phase shift amount distribution shown in FIG. 10C is that of a case where the frequency of the signal S is 24 [GHz]. The ideal characteristic of the digital phase shifter 100 is that the upper part of each of the graphs shown in FIGS. 10A to 10C is flat (there is no distribution of phase shift amounts).

In addition, the control of the digital phase shift circuits 10-1 to 10-43 starts from the digital phase shift circuit 10-1 and is performed sequentially in the connection order of the digital phase shift circuits 10-1 to 10-43. This is because the capacitor 5 is provided on (connected to) (the ground conductor of) a side opposed to the side to which the digital phase shift circuit 10-(n+1) is connected in the digital phase shift circuit 10-n (n is an integer satisfying 1≤n≤42).

That is, among the digital phase shift circuits 10 constituting the digital phase shift circuit groups 30-1 to 30-4 connected in a meander shape, digital phase shift circuits located at an outermost side are the digital phase shift circuit 10-1 and the digital phase shift circuit 10-43. Control is started from the digital phase shift circuit 10-1 in which the capacitor 5 is provided on a side opposed to the side to which the digital phase shift circuit 10-2 is connected within the digital phase shift circuit 10-1 and the digital phase shift circuit 10-43.

In addition, in FIGS. 10A to 10C, a dashed line denoted by reference sign P1 indicates the position of the digital phase shift circuit 10-11, a dashed line denoted by reference sign P2 indicates the position of the digital phase shift circuit 10-22, and a dashed line denoted by reference sign P3 indicates the position of the digital phase shift circuit 10-33.

First, referring to FIG. 10A, it can be seen that a recess portion is generated in the distribution of phase shift amounts at the central portion of the digital phase shift circuit groups 30-1 to 30-4 (between the input terminal of the signal S and the position P1, between the position P1 and the position P2, between the position P2 and the position P3, and between the position P3 and the output terminal of the signal S). Also, it can be seen that a projection portion is generated in the distribution of phase shift amounts generally symmetrically (with respect to the position P1 and the position P2) with respect to the digital phase shift circuits 10-11 and 10-22. Also, it can be seen that the phase shift amount is increased behind the digital phase shift circuit 10-33 (behind the position P3). In addition, the rear side of the digital phase shift circuit 10-33 is the rear side in the control direction of the digital phase shift circuit 10 (a direction from the digital phase shift circuit 10-1 to the digital phase shift circuit 10-43).

Thus, when the frequency of the signal S is 30 [GHz], it is desirable to designate at least one of the digital phase shift circuits 10 constituting at least one digital phase shift circuit group 30 (the digital phase shift circuit groups 30-1 to 30-4) as the first mitigation circuit RC1. Also, it is desirable to designate at least one digital phase shift circuit 10-11 or 10-22, at least one digital phase shift circuit 10 located in front of at least one digital phase shift circuit 10-11 or 10-22, and at least one digital phase shift circuit located behind at least one digital phase shift circuit 10-11 or 10-22 as the second mitigation circuit RC2. Furthermore, it is desirable that at least one digital phase shift circuit 10 located behind the digital phase shift circuit 10-33 is the second mitigation circuit RC2.

For example, in the digital phase shifter 100 shown in FIG. 1, it is desirable to designate the digital phase shift circuits 10-5 to 10-7 constituting the digital phase shift circuit group 30-1, the digital phase shift circuits 10-16 to 10-18 constituting the digital phase shift circuit group 30-2, the digital phase shift circuits 10-27 to 10-29 constituting the digital phase shift circuit group 30-3, and the digital phase shift circuits 10-39 and 10-40 constituting the digital phase shift circuit group 30-4 as the first mitigation circuit RC1. Also, it is desirable to designate the digital phase shift circuits 10-11 and 10-22, the digital phase shift circuits 10-10 and 10-21 located in front of the digital phase shift circuits 10-11 and 10-22, and the digital phase shift circuits 10-12 and 10-23 located behind the digital phase shift circuits 10-11 and 10-22 as the second mitigation circuit RC2. Furthermore, it is desirable to designate the digital phase shift circuits 10-34 and 10-35 located behind the digital phase shift circuit 10-33 as the second mitigation circuit RC2.

Next, referring to FIG. 10B, it can be seen that a recess portion is generated in a distribution of phase shift amounts at the central portion of the digital phase shift circuit groups 30-1 to 30-4 (between the input terminal of the signal S and the position P1, between the position P1 and the position P2, between the position P2 and the position P3, and between the position P3 and the output terminal of the signal S). Also, it can be seen that the phase shift amount increases in front of the digital phase shift circuits 10-11 and 10-22 (in front of the positions P1 and P2). Furthermore, it can be seen that a projection portion is generated in the distribution of phase shift amounts generally symmetrically (with respect to the position P3) with respect to the digital phase shift circuit 10-33.

Thus, when the frequency of the signal S is 27 [GHz], it is desirable to designate at least one of the digital phase shift circuits 10 constituting at least one digital phase shift circuit group 30 (the digital phase shift circuit groups 30-1 to 30-4) as the first mitigation circuit RC1. Also, it is desirable to designate at least one digital phase shift circuit 10 located in front of at least one digital phase shift circuit 10-11 or 10-22 as the second mitigation circuit RC2. Furthermore, it is desirable to designate the digital phase shift circuit 10-33, at least one digital phase shift circuit 10 located in front of the digital phase shift circuit 10-33, and at least one digital phase shift circuit 10 located behind the digital phase shift circuit 10-33 as the second mitigation circuit RC2.

For example, in the digital phase shifter 100 shown in FIG. 1, it is desirable to designate the digital phase shift circuits 10-3 to 10-5 constituting the digital phase shift circuit group 30-1, the digital phase shift circuits 10-15 and 10-16 constituting the digital phase shift circuit group 30-2, the digital phase shift circuits 10-26 to 10-28 constituting the digital phase shift circuit group 30-3, and the digital phase shift circuits 10-38 to 10-40 constituting the digital phase shift circuit group 30-4 as the first mitigation circuit RC1. Also, it is desirable to designate the digital phase shift circuits 10-9 and 10-10 located in front of the digital phase shift circuit 10-11 and the digital phase shift circuits 10-20 and 10-21 located in front of the digital phase shift circuit 10-22 as the second mitigation circuits RC2. Furthermore, it is desirable to designate the digital phase shift circuit 10-33, the digital phase shift circuits 10-31 and 10-32 located in front of the digital phase shift circuit 10-33, and the digital phase shift circuits 10-34 and 10-35 located behind the digital phase shift circuit 10-33 as the second mitigation circuit RC2.

Subsequently, referring to FIG. 10C, it can be seen that the phase shift amount is decreased behind the digital phase shift circuits 10-11, 10-22, and 10-33 (behind the positions P1, P2, and P3) and the phase shift amount is decreased in front of the digital phase shift circuits 10-11, 10-22, and 10-33 (in front of the positions P1, P2, and P3). Also, it can be seen that the phase shift amount is reduced at the digital phase shift circuit 10-1 side where control is started.

Thus, when the frequency of the signal S is 24 [GHz], it is desirable to designate at least one digital phase shift circuit 10 located behind at least one digital phase shift circuit 10-11, 10-22, or 10-33 as the first mitigation circuit RC1 and set at least one digital phase shift circuit 10 located in front of at least one digital phase shift circuit 10-11, 10-22, or 10-33 as the second mitigation circuit RC2. Also, it is desirable to designate the digital phase shift circuit 10-1 and at least one digital phase shift circuit 10 consecutive to the digital phase shift circuit 10-1 as the first mitigation circuit RC1.

For example, in the digital phase shifter 100 shown in FIG. 1, it is desirable to designate the digital phase shift circuits 10-12 to 10-14 located behind the digital phase shift circuit 10-11, and the digital phase shift circuits 10-23 to 10-26 located behind the digital phase shift circuit 10-22, the digital phase shift circuits 10-34 to 10-40 located behind the digital phase shift circuit 10-33 as the first mitigation circuit RC1. Also, it is desirable to designate the digital phase shift circuits 10-6 to 10-10 located in front of the digital phase shift circuit 10-11, the digital phase shift circuits 10-17 to 10-21 located in front of the digital phase shift circuit 10-22, and the digital phase shift circuits 10-31 and 10-32 located in front of the digital phase shift circuit 10-33 as the second mitigation circuit RC2. Furthermore, it is desirable to designate the digital phase shift circuit 10-1 and the digital phase shift circuits 10-2 to 10-5 consecutive to the digital phase shift circuit 10-1 as the first mitigation circuit RC1.

As described above, in the present embodiment, there are provided a plurality of digital phase shift circuit groups 30 in which a plurality of digital phase shift circuits 10 are connected in cascade, a digital phase shift circuit 10 (a relay digital phase shift circuit) provided between two digital phase shift circuit groups 30, and two or more bend-type connection units 20 configured to connect the two digital phase shift circuit groups 30 and the relay digital phase shift circuit. At least one of the digital phase shift circuits constituting at least one digital phase shift circuit group 30 and the relay digital phase shift circuit is a mitigation circuit that mitigates the distribution of phase shift amounts. Thus, the distribution of phase shift amounts caused by weak reflections occurring in front of and behind the connection unit 20 can be mitigated.

Here, the above-described mitigation circuits RC include at least one of the first mitigation circuit RC1, which is a digital phase shift circuit 10 having a larger phase shift amount than the standard digital phase shift circuit ST, and the second mitigation circuit RC2, which is a digital phase shift circuit 10 having a smaller phase shift amount than the standard digital phase shift circuit ST. It is possible to mitigate a recess portion in the distribution of phase shift amounts using the first mitigation circuit RC1 and to mitigate a projection portion in the distribution of phase shift amounts using the second mitigation circuit RC2. Thus, it is possible to perform a countermeasure using the first mitigation circuit RC1 and the second mitigation circuit RC2 regardless of whether the distribution of phase shift amounts has a recess portion or a projection portion.

Second Embodiment
<Digital Phase Shifter>

FIG. 11 is a plan view showing a schematic configuration of a digital phase shifter according to a second embodiment of the present invention. As shown in FIG. 11, a digital phase shifter 200 of the present embodiment includes a plurality of digital phase shift circuits 60 (60-1 to 60-46) and a plurality of connection units 70 (70-1 to 70-7). In the digital phase shifter 200, as in the digital phase shifter 100 shown in FIG. 1, the plurality of digital phase shift circuits 60 connected in cascade perform a phase shift process for a signal S having a predetermined frequency band (a high-frequency signal having a frequency band of microwaves, quasi-millimeter waves, millimeter waves, or the like).

The plurality of digital phase shift circuits 60 are electrically connected in cascade. Although an example in which 46 digital phase shift circuits 60 (60-1 to 60-46) are connected in cascade is shown in FIG. 11, the number of digital phase shift circuits 60 connected in cascade is arbitrary. In the example shown in FIG. 11, for the convenience of description, the 46 digital phase shift circuits 60 connected in cascade are referred to as digital phase shift circuits 60-1, 60-2, . . . , and 60-46 in the order in which their control is performed. In addition, a direction in which the signal S flows may be a direction shown in FIG. 11 or a direction opposed to the direction shown in FIG. 11.

Here, the digital phase shift circuits 60 constitute a digital phase shift circuit group 80 in units of a plurality of digital phase shift circuits 60. Specifically, the 3^rdto 16^thdigital phase shift circuits 60-3 to 60-16 constitute the digital phase shift circuit group 80-1 and the 18^thto 26^thdigital phase shift circuits 60-18 to 60-26 constitute the digital phase shift circuit group 80-2. Also, the 28^thto 36^thdigital phase shift circuits 60-28 to 60-36 constitute the digital phase shift circuit group 80-3 and the 38^thto 46^thdigital phase shift circuits 60-38 to 60-46 constitute the digital phase shift circuit group 80-4.

In other words, the digital phase shifter 200 includes the digital phase shift circuit group 80-1 in which a plurality of digital phase shift circuits 60-3 to 60-16 are connected in cascade and the digital phase shift circuit group 80-2 in which a plurality of digital phase shift circuits 60-18 to 60-26 are connected in cascade. Also, the digital phase shifter 200 includes the digital phase shift circuit group 80-3 in which a plurality of digital phase shift circuits 60-28 to 60-36 are connected in cascade and the digital phase shift circuit group 80-4 in which a plurality of digital phase shift circuits 60-38 to 60-46 are connected in cascade.

However, the two digital phase shift circuits 60-1 and 60-2 and the three digital phase shift circuits 60-17, 60-27, and 60-37 do not constitute the digital phase shift circuit group 80. Among these five digital phase shift circuits, the digital phase shift circuits 60-17, 60-27, and 60-37 are relay digital phase shift circuits provided between the two digital phase shift circuit groups 80. Specifically, the digital phase shift circuit 60-17 is provided between the digital phase shift circuit group 80-1 and the digital phase shift circuit group 80-2. The digital phase shift circuit 60-27 is provided between the digital phase shift circuit group 80-2 and the digital phase shift circuit group 80-3. The digital phase shift circuit 60-37 is provided between the digital phase shift circuit group 80-3 and the digital phase shift circuit group 80-4.

Here, in the present embodiment, at least one of the digital phase shift circuits 60-3 to 60-46 is a mitigation circuit RC (the first mitigation circuit RC1 and the second mitigation circuit RC2) that mitigates the distribution of phase shift amounts caused by weak reflections occurring in front of and behind the connection unit 70.

In FIG. 11, an example in which the digital phase shift circuits 60-3 to 60-7 and 60-11 to 60-15 are designated as the mitigation circuit RC is illustrated. For example, the digital phase shift circuits 60-3 to 60-7 are designated as the first mitigation circuit RC1, and the digital phase shift circuits 60-11 to 60-15 are designated as the second mitigation circuit RC2. The specific configuration of the mitigation circuit RC (the first mitigation circuit RC1 and the second mitigation circuit RC2) is substantially similar to that in the first embodiment. In addition, details of which of the digital phase shift circuits 60 is a mitigation circuit RC will be described below.

The connection unit 70 has a bend-type shape (90° bend shape) like the connection unit 20 shown in FIG. 1 and the connection units 70 other than the connection unit 70-1 connect the digital phase shift circuit group 80 and the relay digital phase shift circuits (the digital phase shift circuits 60-17, 60-27, and 60-37). Specifically, the connection unit 70-2 connects the other end of the digital phase shift circuit group 80-1 and one end of the digital phase shift circuit 60-17. The connection unit 70-3 connects the other end of the digital phase shift circuit 60-17 and one end of the digital phase shift circuit group 80-2. The connection unit 70-4 connects the other end of the digital phase shift circuit group 80-2 and one end of the digital phase shift circuit 60-27. The connection unit 70-5 connects the other end of the digital phase shift circuit 60-27 and one end of the digital phase shift circuit group 80-3. The connection unit 70-6 connects the other end of the digital phase shift circuit group 80-3 and one end of the digital phase shift circuit 60-37. The connection unit 70-7 connects the other end of the digital phase shift circuit 60-37 and one end of the digital phase shift circuit group 80-4. In addition, the connection unit 70-1 connects the other end of the digital phase shift circuit 60-2 and one end of the digital phase shift circuit group 80-1.

That is, the connection unit 70-2 connects the digital phase shift circuit 60-16 of the digital phase shift circuit group 80-1 to the digital phase shift circuit 60-17. The connection unit 70-3 connects the digital phase shift circuit 60-17 to the digital phase shift circuit 60-18 of the digital phase shift circuit group 80-2. The connection unit 70-4 connects the digital phase shift circuit 60-26 of the digital phase shift circuit group 80-2 to the digital phase shift circuit 60-27. The connection unit 70-5 connects the digital phase shift circuit 60-27 to the digital phase shift circuit 60-28 of the digital phase shift circuit group 80-3. The connection unit 70-6 connects the digital phase shift circuit 60-36 of the digital phase shift circuit group 80-3 to the digital phase shift circuit 60-37. The connection unit 70-7 connects the digital phase shift circuit 60-37 to the digital phase shift circuit 60-38 of the digital phase shift circuit group 80-4. In addition, the connection unit 70-1 connects the digital phase shift circuit 60-2 to the digital phase shift circuit 60-3 of the digital phase shift circuit group 80-1.

The path of the signal S is bent 90° by the connection units 70-1 to 70-7. Thus, the digital phase shift circuit groups 80-1 to 80-4 are arranged in parallel to each other and are connected in a meander shape via the digital phase shift circuits 60-17.60-27, and 60-37 by the connection units 70-2 to 20-7.

A basic configuration of the digital phase shift circuit 60 is substantially similar to that of the digital phase shift circuit 10 shown in FIG. 2. However, a distance M1 between the signal line 1 and the inner line 2 (the first inner line 2a and the second inner line 2b) in the digital phase shift circuit 60 is different from that in the digital phase shift circuit 10 shown in FIG. 2. Specifically, in the digital phase shift circuit 10 shown in FIG. 2, the distance M1 between the signal line 1 and the inner line 2 is, for example, 10 μm. On the other hand, in the digital phase shift circuit 60, the distance M1 between the signal line 1 and the inner line 2 is less than 10 μm. More preferably, the distance M1 between the signal line 1 and the inner line 2 is for example, 2 μm or less, and it is desirable that the inner line 2 be as close as possible to the signal line 1. In addition, the inner line 2 may be made close to the manufacturing limit or near the manufacturing limit with respect to the signal line 1.

The basic configuration of the mitigation circuit RC (the first mitigation circuit RC and the second mitigation circuit RC2) is substantially similar to that of the digital phase shift circuit 60 (the standard digital phase shift circuit ST) other than the mitigation circuit RC (the first mitigation circuit RC1 and the second mitigation circuit RC2). However, the first mitigation circuit RC1 has a configuration slightly different from that of the standard digital phase shift circuit ST so that the first mitigation circuit RC1 has a larger phase shift amount than the standard digital phase shift circuit ST and the second mitigation circuit RC2 has a configuration slightly different from that of the standard digital phase shift circuit ST so that the second mitigation circuit RC2 has a smaller phase shift amount than the standard digital phase shift circuit ST. Specifically, the first mitigation circuit RC1 has a configuration that satisfies the condition described with reference to FIG. 5 and the like and the second mitigation circuit RC2 has a configuration that satisfies the condition described with reference to FIGS. 6A to 6D and the like.

The basic configuration of the connection unit 70 is substantially similar to that of the connection unit 20 described with reference to FIGS. 7 to 9. However, a distance M2 between the first connection line 21 and the second connection line 22 in the connection unit 70 is different from that in the connection unit 20 described with reference to FIGS. 7 to 9. Specifically, the distance M2 between the first connection line 21 and the second connection line 22 in the connection unit 70 is, for example, less than 10 μm, in accordance with the distance M1 between the signal line 1 and the inner line 2 of the digital phase shift circuit 60. More preferably, the distance M2 between the first connection line 21 and the second connection line 22 in the connection unit 70 is, for example, 2 μm or less, and it is desirable that the inner line 2 be as close as possible to the signal line 1. In addition, the second connection line 22 may be made close to the manufacturing limit or near the manufacturing limit with respect to the first connection line 21.

FIGS. 12A and 12B are diagrams showing examples of a distribution of phase shift amounts generated in the digital phase shifter related to the second embodiment. The phase shift amount distributions shown in FIGS. 12A and 12B are for a digital phase shift circuit which has a configuration similar to that of the digital phase shifter 200 shown in FIG. 11 and in which the mitigation circuit RC (the first mitigation circuit RC1 and the second mitigation circuit RC2) is not provided. In addition, in the graphs shown in FIGS. 12A and 12B, the horizontal axis represents a number (“1” to “46”) of the digital phase shift circuit 10 and the vertical axis represents a phase shift amount for each digital phase shift circuit 10.

The phase shift amount distributions shown in FIGS. 12A and 12B are obtained when switching control is sequentially performed for the low-delay mode in the order of the digital phase shift circuits 60-1 to 60-46 from the state where all the digital phase shift circuits 60-1 to 60-46 are set in the high-delay mode. The phase shift amount distribution shown in FIG. 12A is that in a case where the frequency of the signal S is 40 [GHz] and the phase shift amount distribution shown in FIG. 12B is that in a case where the frequency of the signal S is 37 [GHz].

The control of the digital phase shift circuits 60-1 to 60-46 starts from the digital phase shift circuit 60-1 and is performed sequentially in the connection order of the digital phase shift circuits 60-1 to 60-46. Within the digital phase shifter 200, digital phase shift circuits located at an outermost side are the digital phase shift circuit 60-1 and the digital phase shift circuit 60-46. In the digital phase shift circuit 60-n (where n is an integer satisfying 1≤n≤Z45), a capacitor 5 is provided on (connected to) (the ground conductor of) the side to which the digital phase shift circuit 60-(n+1) is connected. Control is started from the digital phase shift circuit 60-1 in which the capacitor 5 is not provided on a side opposed to the side to which the digital phase shift circuit 60-2 is connected within the digital phase shift circuit 60-1 and the digital phase shift circuit 60-46. That is, the control direction of the digital phase shift circuit 60 is opposed to the control direction of the digital phase shift circuit 10 in the first embodiment.

In addition, in FIGS. 12A and 12B, a dashed line denoted by reference sign P11 indicates a position of the connection unit 70-1. Also, a dashed line denoted by reference sign P12 indicates a position of the digital phase shift circuit 60-17, a dashed line denoted by reference sign P13 indicates a position of the digital phase shift circuit 60-27, and a dashed line denoted by reference sign P14 indicates a position of the digital phase shift circuit 60-37.

First, referring to FIG. 12A, it can be seen that a projection portion and a recess portion occur in the distribution of phase shift amounts in the digital phase shift circuit groups 80-1 to 80-3 (between the position P11 and the position P12, between the position P12 and the position P13, and between the position P13 and the position P14). Also, it can be seen that a recess portion occurs in the distribution of phase shift amounts at the central portion of the digital phase shift circuit group 80-4 (between the position P14 and the output terminal of the signal S).

For this reason, when the frequency of the signal S is 40 [GHz], it is desirable to designate at least one of the digital phase shift circuits 60 constituting at least one of the digital phase shift circuit groups 80-1 to 80-3 as the first mitigation circuit RC1 and to designate at least one of the digital phase shift circuits 60 as the second mitigation circuit RC2. Also, it is desirable to designate at least one of the digital phase shift circuits 60 constituting the digital phase shift circuit group 80-4 as the first mitigation circuit RC1.

For example, in the digital phase shifter 200 shown in FIG. 11, it is desirable to designate the digital phase shift circuits 60-3 to 60-7 constituting the digital phase shift circuit group 80-1 as the first mitigation circuit RC1 and to designate the digital phase shift circuits 60-11 to 60-15 as the second mitigation circuit RC2. Also, it is desirable to designate the digital phase shift circuits 60-18 to 60-20 constituting the digital phase shift circuit group 80-2 as the first mitigation circuit RC1 and to designate the digital phase shift circuits 60-23 to 60-26 as the second mitigation circuit RC2. Also, it is desirable to designate the digital phase shift circuits 60-29 to 60-31 constituting the digital phase shift circuit group 80-3 as the first mitigation circuit RC1 and to designate the digital phase shift circuits 60-35 and 60-36 as the second mitigation circuit RC2. Furthermore, it is desirable to designate the digital phase shift circuits 60-41 to 60-44 constituting the digital phase shift circuit group 80-4 as the first mitigation circuit RC1.

Next, referring to FIG. 12B, it can be seen that a recess portion occurs in the distribution of phase shift amounts in the digital phase shift circuit group 80-1 (between the positions P11 and P12). Also, it can be seen that a recess portion occurs in the distribution of phase shift amounts in the digital phase shift circuit 60-27 and in front of and behind the digital phase shift circuit 60-27. Furthermore, it can be seen that a recess portion occurs in the distribution of phase shift amounts at the central portion of the digital phase shift circuit group 80-4 (between the position P14 and the input terminal of the signal S).

Thus, when the frequency of the signal S is 37 [GHz], it is desirable to designate at least one of the digital phase shift circuits 60 constituting the digital phase shift circuit group 80-1 as the first mitigation circuit RC1 and to designate at least one of the digital phase shift circuits 60 as the second mitigation circuit RC2. Also, it is desirable to designate the digital phase shift circuit 60-27, at least one digital phase shift circuit 60 located in front of the digital phase shift circuit 60-27, and at least one digital phase shift circuit 60 located behind the digital phase shift circuit 60-27 as the first mitigation circuit RC1. In addition, at least one digital phase shift circuit 60 located in front of the digital phase shift circuit 60-27 may be designated as the first mitigation circuit RC1 without considering the digital phase shift circuit 60-27 and its rear side. Alternatively, at least one digital phase shift circuit 60 located behind the digital phase shift circuit 60-27 may be designated as the first mitigation circuit RC1 without considering the digital phase shift circuit 60-27 and its front side. Furthermore, it is desirable to designate at least one of the digital phase shift circuits 60 constituting the digital phase shift circuit group 80-4 as the first mitigation circuit RC1.

For example, in the digital phase shifter 200 shown in FIG. 11, it is desirable to designate the digital phase shift circuits 60-3 to 60-7 constituting the digital phase shift circuit group 80-1 as the first mitigation circuit RC1 and to designate the digital phase shift circuits 60-11 to 60-15 as the second mitigation circuit RC2. Also, it desirable to designate the digital phase shift circuit 60-27, the digital phase shift circuit 60-26 located in front of the digital phase shift circuit 60-27, and the digital phase shift circuits 60-28 and 60-29 located behind the digital phase shift circuit 60-27 as the first mitigation circuit RC1. In addition, only the digital phase shift circuit 60-26 located in front of the digital phase shift circuit 60-27 may be designated as the first mitigation circuit RC1 without considering the digital phase shift circuit 60-27 and its rear side. Alternatively, only the digital phase shift circuits 60-28 and 60-29 located behind the digital phase shift circuit 60-27 may be designated as the first mitigation circuit RC1 without considering the digital phase shift circuit 60-27 and its front side. Furthermore, it is desirable to designate the digital phase shift circuits 60-41 to 60-44 constituting the digital phase shift circuit group 80-4 as the first mitigation circuit RC1.

FIG. 13 is a diagram showing another example of a distribution of phase shift amounts generated in the digital phase shifter related to the second embodiment. Like the phase shift amount distributions shown in FIGS. 12A and 12B, the phase shift amount distribution shown in FIG. 13 is for a digital phase shift circuit which has a configuration similar to that of the digital phase shifter 200 shown in FIG. 11 and in which the mitigation circuit RC (the first mitigation circuit RC1 and the second mitigation circuit RC2) is not provided. In addition, in the graph shown in FIG. 13, as in the graphs shown in FIGS. 12A and 12B, the horizontal axis represents a number (“1” to “46”) of the digital phase shift circuit 10 and the vertical axis represents a phase shift amount for each digital phase shift circuit 10.

The phase shift amount distribution shown in FIG. 13 is obtained when switching control is sequentially performed for the low-delay mode in the order of the digital phase shift circuits 60-46 to 60-1 from the state in which all the digital phase shift circuits 60-1 to 60-46 are set in the high-delay mode. That is, the phase shift amount distribution shown in FIG. 13 is obtained when the control direction of the digital phase shift circuit 60 is opposed to the control direction of the digital phase shift circuit 60 in a case where the phase shift amount distribution shown in FIG. 12 is obtained. In addition, in the digital phase shift circuit 60-46 in which switching control is initially performed, the capacitor 5 is provided on a side opposed to the side to which the digital phase shift circuit 60-45 is connected.

The phase shift amount distribution shown in FIG. 13 is that in a case where the frequency of the signal S is 40 [GHz]. In addition, in FIG. 13, a dashed line denoted by reference sign P11 indicates a position of the connection unit 70-1. Also, a dashed line denoted by reference sign P12 indicates a position of the digital phase shift circuit 60-17, a dashed line denoted by reference sign P13 indicates a position of the digital phase shift circuit 60-27, and a dashed line denoted by reference sign P14 indicates a position of the digital phase shift circuit 60-37.

Referring to FIG. 13, it can be seen that a projection portion occurs in a distribution of phase shift amounts in the digital phase shift circuit groups 80-1 to 80-4 (between the position P11 and the position P12, between the position P12 and the position P13, between the position P13 and the position P14, and between the position P14 and the input terminal of the signal S). Also, it can be seen that the phase shift amount is decreased behind the digital phase shift circuits 60-17, 60-27, and 60-37 (behind the positions P1, P2, and P3). Also, it can be seen that the phase shift amount is decreased at the digital phase shift circuit 60-46 side where control is started. In addition, the rear side of the digital phase shift circuits 60-17, 60-27, and 60-37 is the rear side in the control direction of the digital phase shift circuit 60 (a direction from the digital phase shift circuit 60-46 to the digital phase shift circuit 60-1).

Thus, when the frequency of the signal S is 40 [GHz] and control is performed in the order of the digital phase shift circuits 60-46 to 60-1, it is desirable to designate at least one of the digital phase shift circuits 60 constituting at least one of the digital phase shift circuit groups 80-1 to 80-4 as the second mitigation circuit RC2. Also, it is desirable to designate at least one digital phase shift circuit 60 located behind at least one of the digital phase shift circuits 60-17, 60-27, and 60-37 as the first mitigation circuit RC1. Also, it is desirable to designate the digital phase shift circuit 60-46 and at least one digital phase shift circuit 60 consecutive to the digital phase shift circuit 60-46 as the first mitigation circuit RC1.

For example, in the digital phase shifter 200 shown in FIG. 11, it is desirable to designate the digital phase shift circuits 60-9 to 60-11 constituting the digital phase shift circuit group 80-1 as the second mitigation circuit RC2, designate the digital phase shift circuits 60-18 to 60-22 constituting the digital phase shift circuit group 80-2 as the second mitigation circuit RC2, designate the digital phase shift circuits 60-28 to 60-31 constituting the digital phase shift circuit group 80-3 as the second mitigation circuit RC2, and designate the digital phase shift circuits 60-39 to 60-41 constituting the digital phase shift circuit group 80-4 as the second mitigation circuit RC2. Also, it is desirable to designate the digital phase shift circuits 60-14 to 60-16 located behind the digital phase shift circuit 60-17, the digital phase shift circuits 60-24 to 60-26 located behind the digital phase shift circuit 60-27, and the digital phase shift circuits 60-34 to 60-36 located behind the digital phase shift circuit 60-37 as the first mitigation circuit RC1. Furthermore, it is desirable to designate the digital phase shift circuit 60-46 and the digital phase shift circuits 60-43 to 60-45 consecutive to the digital phase shift circuit 60-46 as the first mitigation circuit RC1.

As described above, in the present embodiment, there are provided a plurality of digital phase shift circuit groups 80 in which a plurality of digital phase shift circuits 60 are connected in cascade, a digital phase shift circuit 60 (a relay digital phase shift circuit) provided between two digital phase shift circuit groups 80, and two or more bend-type connection units 70 configured to connect the two digital phase shift circuit group 80 and the relay digital phase shift circuit. At least one of the digital phase shift circuits constituting at least one digital phase shift circuit group 80 and the relay digital phase shift circuit is a mitigation circuit that mitigates the distribution of phase shift amounts. Thus, the distribution of phase shift amounts caused by weak reflections occurring in front of and behind the connection unit 70 can be mitigated.

Here, the mitigation circuit RC includes at least one of the first mitigation circuit RC1, which is a digital phase shift circuit 60 having a larger phase shift amount than the standard digital phase shift circuit ST, and the second mitigation circuit RC2, which is a digital phase shift circuit 60 having a smaller phase shift amount than the standard digital phase shift circuit ST. It is possible to mitigate a recess portion in the distribution of phase shift amounts using the first mitigation circuit RC1 and it is possible to mitigate a projection portion in the distribution of phase shift amounts using the second mitigation circuit RC2. Thus, using the first mitigation circuit RC1 and the second mitigation circuit RC2, it is possible to take a countermeasure regardless of whether the distribution of phase shift amounts has a recess portion or a projection portion.

Although an embodiment of the present invention has been described above, the present invention is not limited to the above embodiment and modifications can be freely made within the scope of the present invention. Although a case where the frequency of the signal S is, for example, 24, 27, 30, 37, or 40 [GHz] has been described in the above-described embodiment, the frequency of the signal S may be a frequency other than 24, 27, 30, 37, or 40 [GHz]. For example, the frequency of the signal S may be any frequency in the frequency band of microwaves, quasi-millimeter waves, millimeter waves, or the like.

Also, an example in which many of the digital phase shift circuits 10 (10-1 to 10-43) provided in the digital phase shifter 100 are standard digital phase shift circuits ST, and the remaining few are the mitigation circuits RC (the first mitigation circuit RC1 and the second mitigation circuit RC2) has been described in the first embodiment. Also, an example in which many of the digital phase shift circuits 60 (60-1 to 60-46) provided in the digital phase shifter 200 are standard digital phase shift circuits ST and the remaining few are mitigation circuits RC (the first mitigation circuit RC1 and the second mitigation circuit RC2) has been described in the above-described second embodiment. However, the digital phase shifter 100 or 200 may include only the standard digital phase shift circuit ST and the first mitigation circuit RC1 or may include only the standard digital phase shift circuit ST and the second mitigation circuit RC2.

While preferred embodiments of the invention have been described and illustrated above, it should be understood that these are exemplary of the invention and are not to be considered as limiting. Additions, omissions, substitutions, and other modifications can be made without departing from the spirit or scope of the present invention. Accordingly, the invention is not to be considered as being limited by the foregoing description, and is only limited by the scope of the appended claims.

DIGITAL PHASE SHIFTER

Information

Publication Number

Date Filed

Date Published

Inventors

Original Assignees

CPC

International Classifications

Abstract

Description

Claims

Priority Claims (1)