This is a continuation-in-part of U.S. patent application Ser. No. 09/102,740 filed Jun. 22, 1998 U.S. Pat. No. 6,289,068 B1. This application relates to commonly assigned U.S. Pat. No. 6,400,735 B1 issued on Jun. 4, 2002, entitled “Glitchless Delay Line Using Gray Code Multiplexer”, which is incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
5068628 | Ghoshal | Nov 1991 | A |
5465076 | Yamauchi et al. | Nov 1995 | A |
5489864 | Ashuri | Feb 1996 | A |
5646564 | Erickson et al. | Jul 1997 | A |
5712884 | Jeong | Jan 1998 | A |
5796673 | Foss et al. | Aug 1998 | A |
5963074 | Arkin | Oct 1999 | A |
5969553 | Kishi et al. | Oct 1999 | A |
6043717 | Kurd | Mar 2000 | A |
6052011 | Dasgupta | Apr 2000 | A |
6104223 | Chapman et al. | Aug 2000 | A |
6125157 | Donnelly et al. | Sep 2000 | A |
6151356 | Spagnoletti et al. | Nov 2000 | A |
6184753 | Ishimi et al. | Feb 2001 | B1 |
6194930 | Matsuzaki et al. | Feb 2001 | B1 |
6292040 | Iwamoto et al. | Sep 2001 | B1 |
6356122 | Sevalia et al. | Mar 2002 | B2 |
6501309 | Tomita | Dec 2002 | B1 |
6625242 | Yoo et al. | Sep 2003 | B1 |
Number | Date | Country |
---|---|---|
0655840 | Nov 1994 | EP |
0704975 | Apr 1996 | EP |
5-191233 | Jul 1993 | JP |
WO 97 40576 | Oct 1997 | WO |
WO99 14759 | Mar 1999 | WO |
WO 9967882 | Dec 1999 | WO |
Entry |
---|
Microelectronics Group, Lucent Technologies, Inc., Preliminary Data Sheet, May 1998, ORCA OR3Cxx (5 V), and OR3Txxx (3.3 V) Series Field-Programmable Gate Arrays, pp. 3, 69-80, available from Microelectronics Group, Lucent Technologies, Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103. |
“Actel ES Family Digital Phase Lock Loop Usage”, by Joel Landry, Sep. 17, 1996, pp. 1-5, available from Actel Corp., 955 East Arques Avenue, Sunnyvale California 94086. |
Number | Date | Country | |
---|---|---|---|
Parent | 09/102740 | Jun 1998 | US |
Child | 09/684540 | US |