The present disclosure relates generally to high-speed signal processing. More particularly, the present disclosure relates to quadrature clock generation systems and methods for low-jitter applications.
Quadrature clock generation schemes are ubiquitous in all facets of high-speed clocking and more so in applications such as serializer deserializer (SERDES) and 4-way interleaved system applications. Two signals are typically generated from an input signal that has a sinusoidal or rectangular waveform. The resulting clock signals have a 90-degree phase shift, i.e., an in-phase clock and a quadrature phase clock. Today, three popular quadrature clock generation techniques exist: i) frequency-divider of modulus 2; ii) Quadrature voltage-controlled oscillator (VCO); and iii) Poly-phase filter (PPF) techniques. Of these, frequency-divider-based methods require a doubling of the input clock frequency, which is power consuming and, at times, impractical due to technological limitations. Quadrature VCO methods, on the other hand, require two similar VCOs that are injection-locked to each other. Such methods consume twice as much power, deliver sub-optimal phase noise results, and suffer from a major phase ambiguity. Finally, while PPF-based quadrature clock generation, due to its inherent passive nature, does not consume any additional power, it suffers from phase inaccuracies over process, voltage, and phase (PVT) variations, requiring square-wave-to-sine-wave conversion by filtering/slew rate reduction. This results in additional noise/jitter and circuit complexity.
Therefore, it is desirable to have systems and methods to overcome the disadvantages associated with existing approaches.
References will be made to embodiments of the invention, examples of which may be illustrated in the accompanying figures. These figures are intended to be illustrative, not limiting. Although the invention is generally described in the context of these embodiments, it should be understood that it is not intended to limit the scope of the invention to these particular embodiments. Items in the figures are not to scale.
In the following description, for purposes of explanation, specific details are set forth in order to provide an understanding of the invention. It will be apparent, however, to one skilled in the art that the invention can be practiced without these details. Furthermore, one skilled in the art will recognize that embodiments of the present invention, described below, may be implemented in a variety of ways, such as a process, an apparatus, a system, a device, or a method on a tangible computer-readable medium.
Components, or modules, shown in diagrams are illustrative of exemplary embodiments of the invention and are meant to avoid obscuring the invention. It shall also be understood that throughout this discussion that components may be described as separate functional units, which may comprise sub-units, but those skilled in the art will recognize that various components, or portions thereof, may be divided into separate components or may be integrated together, including integrated within a single system or component. It should be noted that functions or operations discussed herein may be implemented as components. Components may be implemented in software, hardware, or a combination thereof.
Furthermore, connections between components or systems within the figures are not intended to be limited to direct connections. Rather, data between these components may be modified, re-formatted, or otherwise changed by intermediary components. Also, additional or fewer connections may be used. It shall also be noted that the terms “coupled,” “connected,” or “communicatively coupled” shall be understood to include direct connections, indirect connections through one or more intermediary devices, and wireless connections.
Reference in the specification to “one embodiment,” “preferred embodiment,” “an embodiment,” or “embodiments” means that a particular feature, structure, characteristic, or function described in connection with the embodiment is included in at least one embodiment of the invention and may be in more than one embodiment. Also, the appearances of the above-noted phrases in various places in the specification are not necessarily all referring to the same embodiment or embodiments.
The use of certain terms in various places in the specification is for illustration and should not be construed as limiting. A service, function, or resource is not limited to a single service, function, or resource; usage of these terms may refer to a grouping of related services, functions, or resources, which may be distributed or aggregated.
The terms “include,” “including,” “comprise,” and “comprising” shall be understood to be open terms and any lists that follow are examples and not meant to be limited to the listed items. Any headings used herein are for organizational purposes only and shall not be used to limit the scope of the description or the claims. Each reference mentioned in this patent document is incorporated by reference herein in its entirety.
Furthermore, it is noted that embodiments described herein are framed in the context of clock generation applications, but one skilled in the art shall recognize that the teachings of the present disclosure are not limited to such applications and may equally be used in other signal-processing applications and may be combined with any designs known in the art.
In this document, the terms “delayed,” “phase-delayed,” “phase-shifted,” “rotated,” and “shifted” may be used interchangeably. Similarly, depending on application and the technology (e.g., CMOS technology), the terms “vector,” “clock,” “clock signal” and “signal;” and the terms “inverter,” “delay line,” “flip-flop,” and “buffer,” may be used interchangeably.
It is therefore desirable to have low-cost low-complexity systems and methods that avoid or eliminate the shortcomings of these existing approaches and to ensure high yield and system performance; ideally, without the need for special process control (device matching, additional masks, etc.), power, or additional calibration requirements.
As depicted in
Similarly, in embodiments, by delaying complementary signal inb by two times the previously mentioned delay, implying a phase shift of 2a, signal inb_2*delay may be generated. This may be expressed as:
In embodiments, signals in and inb_2*delay may be interpolated such as to yield the resultant signal y. This may be expressed as:
It is evident from vector or phasor diagram 300 and Eq. 1 and Eq. 3 that the signals in_delay and y are in quadrature.
It is noted that, in embodiments, phase shift a may assume any arbitrary value as it is not critical in determining the quadrature error from an accuracy (e.g., <20%) perspective. In embodiments, the delay may be chosen to be, e.g., close to one-fourth of the clock period, which advantageously obviates the need for power-hungry delay-locked loops (DLLs) and external quadrature correction loops.
In operation, input signals denoted inp and inn at respective input ports 402 and 404 are the complementary signals that may be generated, for example, by an LC VCO. In embodiments, any number of inverters or combinations thereof, e.g., cascaded inverters 410 and 412, may act as delay elements that cause a phase shift in input signal inp to generate a delayed signal at node 414. Similarly, cascaded inverters 440 and 442 may act as delay elements that cause an additional phase shift to the now delayed input signal to generate an even further delayed signal at node A. A person of skill in the art will understand that due to the symmetry of system 400, input signal inn may be similarly delayed at respective nodes W and B to generate a twice delayed signal at node 422.
In embodiments, inverters 424 and 426, or any other interpolation circuit, may be used to interpolate input signal 402 at node 408 and node B to generate in-phase clock signal (denoted “C_I” in
It is understood that an interpolation circuit may be implemented as an averaging circuit that generates the average of two signals. In embodiments, to minimize, e.g., a systemic delay, inverters 416 and 418 in the clock circuit that generates clock signal C_Q may be used to match the delay(s) of inverters 424 and 426 in the path of the clock circuit that generates C_I.
In embodiments, system 400 very elegantly generates a quadrature signal of a shifted signal by combining (e.g., averaging) the shifted signal with the signal's twice shifted complementary signal. In this manner, system 400 advantageously provides a low-cost, low-complexity solution that circumvents the shortcomings of the previously mentioned existing frequency-divider, quadrature VCO, and PPF approaches.
Further, in practice, basic interpolation circuits (i.e., low-complexity averaging circuits that average signals having different phase) operate better for certain phase angles, e.g., about 90 degrees. As a person of skill in the art will appreciate, near zero phase angles representing mathematical singularities should thus be avoided. In embodiments, to take advantage of such low-complexity averaging circuits, the phase angle that creates the shift is chosen in a range between, e.g., 45 and 135 degrees, such as to accommodate the capabilities of relatively low-cost, low-complexity averaging circuits. It is noted that similar constraints may be imposed, for example, to ensure system accuracy and without deviating from the scope of the invention.
It is understood that system 400 illustrated in
One skilled in the art will further recognize that no computing system or programming language is critical to the practice of the present invention. It will be appreciated to those skilled in the art that the preceding examples and embodiments are exemplary and not limiting to the scope of the present disclosure. It is intended that all permutations, enhancements, equivalents, combinations, and improvements thereto that are apparent to those skilled in the art upon a reading of the specification and a study of the drawings are included within the true spirit and scope of the present disclosure. It shall also be noted that elements of any claims may be arranged differently including having multiple dependencies, configurations, and combinations.
The present application claims priority benefit, under 35 U.S.C. § 119(e), to co-pending and commonly assigned U.S. Provisional Patent Application No. 63/446,296, filed on Feb. 16, 2023, entitled “DIGITAL QUADRATURE CLOCK FOR LOW JITTER APPLICATIONS,” and listing as inventors Rajasekhar Nagulapalli and Narendra Rao, which application is herein incorporated by reference as to its entire content. Each reference mentioned in this patent document is incorporated by reference herein in its entirety.
Number | Date | Country | |
---|---|---|---|
63446296 | Feb 2023 | US |