Patent Grant
9000847
I. Field
The present disclosure relates generally to electronics, and more specifically to a matching circuit.
II. Background
Amplifiers are commonly used in various electronic devices to provide signal amplification. Different types of amplifiers are available for different uses. For example, a wireless communication device such as a cellular phone may include a transmitter and a receiver for bi-directional communication. The transmitter may include a driver amplifier (DA) and a power amplifier (PA), the receiver may include a low noise amplifier (LNA), and the transmitter and receiver may include variable gain amplifiers (VGAs).
A transmitter may include a driver amplifier and a power amplifier coupled in series. The driver amplifier may have an output impedance of Z1. The power amplifier may have an input impedance of Z2, which may be different from Z1. An impedance matching circuit may be coupled between the driver amplifier and the power amplifier and may be used to match the Z1 impedance at the output of the driver amplifier to the Z2 impedance at the input of the power amplifier. It may be desirable to perform impedance matching in an effective manner so that high gain, high output power, and high power-added efficiency (PAE) can be obtained for the power amplifier.
The detailed description set forth below is intended as a description of exemplary designs of the present disclosure and is not intended to represent the only designs in which the present disclosure can be practiced. The term “exemplary” is used herein to mean “serving as an example, instance, or illustration.” Any design described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other designs. The detailed description includes specific details for the purpose of providing a thorough understanding of the exemplary designs of the present disclosure. It will be apparent to those skilled in the art that the exemplary designs described herein may be practiced without these specific details. In some instances, well-known structures and devices are shown in block diagram form in order to avoid obscuring the novelty of the exemplary designs presented herein.
Techniques for performing impedance matching between active circuits are described herein. The techniques may be used for impedance matching of amplifiers and other active circuits. The techniques may also be used for various electronic devices such as wireless communication devices, cellular phones, personal digital assistants (PDAs), handheld devices, wireless modems, laptop computers, cordless phones, Bluetooth devices, consumer electronic devices, etc. For clarity, the use of the techniques for a wireless communication device is described below.
In the transmit path, data processor 110 processes data to be transmitted and provides an analog output signal to transmitter 130. Within transmitter 130, the analog output signal is amplified by an amplifier (Amp) 132, filtered by a lowpass filter 134 to remove images caused by digital-to-analog conversion, amplified by a VGA 136, and upconverted from baseband to radio frequency (RF) by a mixer 138. The upconverted signal is filtered by a filter 140, further amplified by a driver amplifier 142 and a power amplifier 144, routed through switches/duplexers 146, and transmitted via an antenna 148.
In the receive path, antenna 148 receives signals from base stations and/or other transmitter stations and provides a received signal, which is routed through switches/duplexers 146 and provided to receiver 150. Within receiver 150, the received signal is amplified by an LNA 152, filtered by a bandpass filter 154, and downconverted from RF to baseband by a mixer 156. The downconverted signal is amplified by a VGA 158, filtered by a lowpass filter 160, and amplified by an amplifier 162 to obtain an analog input signal, which is provided to data processor 110.
Data processor 110 may perform various functions for wireless device 100, e.g., processing for transmitted and received data. A memory 112 may store program codes and data for data processor 110. Data processor 110 may be implemented on one or more application specific integrated circuits (ASICs) and/or other ICs.
The development of a PA module, such as PA module 230 in
In an aspect, a digital tunable inter-stage matching circuit may be used to obtain good inter-stage impedance matching. A digital tunable inter-stage matching circuit is an inter-stage matching circuit that can be tuned digitally in discrete steps. A digital tunable inter-stage matching is in contrast to (and may have certain advantages over) an analog tunable inter-stage matching that can be tuned by varying a control voltage. For clarity, a digital tunable inter-stage matching circuit is referred to as simply a tunable inter-stage matching circuit in much of the description below.
The use of a tunable inter-stage matching circuit may result in improved performance in terms of higher gain, higher PAE, better linearity, flatter frequency response, etc. The tunable inter-stage matching circuit may include digitally controlled switches to vary a tunable capacitor and can compensate for impedance mismatch caused by IC process and/or substrate variations. The tunable inter-stage matching circuit may be implemented with various circuit topologies. Some exemplary circuit topologies are described below.
In general, a tunable inter-stage matching circuit may include any number of sections, and each section may be implemented with any circuit topology. The tunable inter-stage matching circuit may also include any number of tunable circuit components. Each tunable circuit component may be a tunable capacitor, a tunable inductor, etc.
In the exemplary design shown in
Matching circuit 320a can implement the single-section circuit topology shown in
As shown by the exemplary designs in
Using switches in series with the switchable capacitors may increase resistance and lower the Q of the matching circuit. The adverse impact on Q may be mitigated by partitioning the total capacitance of the tunable capacitor into a fixed portion and a tunable portion. In most cases, a tunable portion that covers 20 to 30% of the total capacitance may be sufficient to compensate for most type of variations. The total capacitance of switchable capacitors 632a through 632m in
In general, a tunable capacitor may include any number of switchable capacitors, which may be coupled based on any configuration. In an exemplary design, the M switchable capacitors may have binary weighted capacitance values. In this exemplary design, the first switchable capacitor may have a capacitance of C, the second switchable capacitor may have a capacitance of 2° C., the third switchable capacitor may have a capacitance of 4° C., etc. In another exemplary design, the M switchable capacitors may have equal capacitance. In this exemplary design, each switchable capacitor may have a capacitance of C. The M switchable capacitors may also be implemented in other manners. The total capacitance of the M switchable capacitors may be selected to obtain the desired tuning for inter-stage impedance matching.
Within driver amplifier 310c, an N-channel metal oxide semiconductor (NMOS) transistor 612 has its gate receiving the RFin signal, its source coupled to circuit ground, and its drain providing the DAout signal. A load circuit 614 is coupled between the Vdd supply and the drain of NMOS transistor 612. Load circuit 614 may also be omitted, and inductor 622 in matching circuit 320c may act as a load inductor for driver amplifier 310c.
Within power amplifier 330c, an NMOS transistor 652 has its gate receiving the PAin signal, its source coupled to circuit ground, and its drain providing the RFout signal. A load circuit 654 is coupled between the Vdd supply and the drain of NMOS transistor 652. Load circuit 654 may include one or more inductors, capacitors, MOS transistors, etc.
Tunable inter-stage matching circuit 320c includes inductors 622 and 626 and capacitor 624, which are coupled as described above for
As shown in
Within driver amplifier 310d, K NMOS transistors 612a through 612k may be coupled in a stack, where K may be one or greater. The bottommost NMOS transistor 612a has its gate receiving the RFin signal and its source coupled to circuit ground. Each remaining NMOS transistor 612i, for iε{b, . . . , k}, in the stack has its gate receiving a respective bias voltage (Vbi) and its source coupled to the drain of the NMOS transistor 612 below. The topmost NMOS transistor 612k has its drain providing the DAout signal. Load circuit 614 is coupled between the Vdd supply and the drain of the topmost NMOS transistor 612k. Load circuit 614 may also be omitted.
Within power amplifier 330d, N NMOS transistors 652a through 652n may be coupled in a stack, where N may be two or greater. The bottommost NMOS transistor 652a has its gate receiving the PAin signal and its source coupled to circuit ground. Each remaining NMOS transistor 652j, for jε{b, . . . , n}, in the stack has its gate receiving a respective bias voltage (Vcj) and its source coupled to the drain of the NMOS transistor 652 below. The topmost NMOS transistor 652n has its drain providing the RFout signal. Load circuit 654 is coupled between the Vdd supply and the drain of the topmost NMOS transistor 652n.
Tunable inter-stage matching circuit 320d includes inductors 622 and 626 and capacitor 624 and further includes a tunable capacitor 628d in place of tunable capacitor 628c in
The RFout signal from power amplifier 330d may have a large voltage swing, which may exceed the breakdown voltage of each NMOS transistor 652j, where jε{a, . . . , n}. The voltage swing of the RFout signal may be split or distributed approximately equally across the N NMOS transistors 652a through 652n. Each NMOS transistor 652j may then observe only a fraction of the voltage swing, which should be less than the breakdown voltage of the NMOS transistor to achieve good reliability. The use of stacked transistors is especially desirable for high frequency amplifiers implemented with transistors fabricated with deep sub-micron IC processes and having low breakdown voltages. The stacked transistors can essentially multiply the breakdown voltage to improve reliability. Stacked NMOS transistors 636x1 through 636xL, where xε{a, . . . , m}, may be used for each switch in tunable capacitor 628d to distribute the voltage swing across the NMOS transistors.
NMOS transistors 636 used for switches in
NMOS transistor 652 in power amplifier 330c in
In general, a power amplifier may include a first transistor of a first type (e.g., an NMOS transistor) that receives and amplifies the PAin signal. A tunable inter-stage matching circuit may include a second transistor (e.g., a PMOS transistor) of a second type that is different from the first type. The first and second transistors may each have input capacitance that varies with the power level of the PAin signal. The first transistor may have a first capacitance-to-voltage (CV) curve, and the second transistor may have a second CV curve that is approximately reversed of the first CV curve. The second transistor may be able to compensate for changes in the input capacitance of the first transistor with PAin signal level. This compensation may reduce distortion and improve linearity of the power amplifier.
A tunable inter-stage matching circuit may include a tunable capacitor comprising M switchable capacitors coupled in series with M switches. The tunable capacitor may be set to one of a plurality of discrete capacitance values, which may correspond to a plurality of tune codes. Each tune code may be associated with a specific setting for the M switches and a specific discrete capacitance value for the tunable capacitor.
In an exemplary design, calibration may be performed to tune a tunable inter-stage matching circuit to obtain good performance for a PA module. Calibration may be performed in the factory during manufacturing and/or in the field. Calibration may be performed in various manners.
In an exemplary design, calibration may be performed to obtain the best performance for a PA module at a target frequency. The best performance may be quantified by the highest RFout signal level (as described below) or based on some other metrics. For calibration, a fixed RFin signal at the target frequency may be applied to the PA module. The tunable inter-stage matching circuit may then be tuned by cycling through the plurality of tune codes and measuring the RFout signal level for each tune code. The tune code that provides the highest RFout signal level may be selected, and the tunable inter-stage matching circuit may be operated with the discrete capacitance value corresponding to the selected tune code.
In another exemplary design, calibration may be performed to obtain a constant RFout signal level from the PA module for different frequencies. For calibration, an RFin signal at a particular frequency may be applied to the PA module. The tunable inter-stage matching circuit may then be tuned by cycling through the plurality of tune codes and measuring the RFout signal level for each tune code until a target RFout signal level is obtained from the PA module. The process may be repeated for each frequency of interest. For each frequency, the tune code that provides the target RFout signal level may be saved. Thereafter, the PA module may be operated at a particular frequency. The tunable inter-stage matching circuit may be operated with the discrete capacitance value corresponding to the saved tune code for the particular operating frequency.
Calibration may also be performed in other manners. For example, calibration may be performed to determine the best performance for the PA module at different RFout signal levels, e.g., at 0, 10, 20, 30 dBm, etc. For each RFout signal level, the tune code that provides the highest signal level may be determined and saved. Thereafter, a suitable tune code may be applied to the tunable inter-stage matching circuit based on the RFout signal level from the PA module.
The tunable inter-stage matching circuit may also be used to change the performance of the power amplifier to meet certain requirements. For example, if the power amplifier has more than sufficient gain, then the tunable inter-stage matching circuit may be tuned slightly off to reduce the gain of the power amplifier and improve linearity.
The tunable inter-stage matching circuit may improve the performance of the PA module. The switchable capacitors in the tunable inter-stage matching circuit may be tuned via the S1 through SM control signals to adjust inter-stage impedance matching between the driver amplifier and the power amplifier. This tuning can compensate for impedance mismatch caused by IC process and/or substrate variations.
Computer simulation was performed for a PA module with a fixed inter-stage matching circuit and a PA module with a tunable inter-stage matching circuit. The computer simulation shows that the tunable inter-stage matching circuit can improve the performance of the PA module.
A plot 912 shows the RFout signal level for the PA module with the tunable inter-stage matching circuit. A plot 914 shows the RFout signal level for the PA module with the fixed inter-stage matching circuit. Plots 912 and 914 indicate that the gain and output power level of a power amplifier may be improved with the tunable inter-stage matching circuit.
A plot 922 shows the PAE of the PA module with the tunable inter-stage matching circuit. A plot 924 shows the PAE of the PA module with the fixed inter-stage matching circuit. Plots 922 and 924 indicate that the PAE of a power amplifier may be improved with the tunable inter-stage matching circuit.
In an exemplary design, an apparatus (e.g., a wireless device, an integrated circuit, etc.) may comprise first and second active circuits and a tunable inter-stage matching circuit. The first active circuit may receive a first signal and provide a second signal. The second active circuit may receive a third signal and provide a fourth signal. The tunable inter-stage matching circuit may be coupled between the first and second active circuits and may receive the second signal and provide the third signal. The tunable inter-stage matching circuit may comprise a tunable capacitor that can be varied in discrete steps to adjust impedance matching between the first and second active circuits.
In an exemplary design, the first active circuit may comprise a driver amplifier, and the second active circuit may comprise a power amplifier. The first and second active circuits may also comprise other types of circuits. For example, the first or second active circuit may comprise a mixer. In an exemplary design, the first and second active circuits may be implemented with MOS transistors.
In an exemplary design, the tunable inter-stage matching circuit may further comprise an inductor coupled between a first node within the matching circuit and an output of the matching circuit. The tunable capacitor may be coupled between the first node and circuit ground. The tunable inter-stage matching circuit may also be implemented with other circuit topology.
In an exemplary design, the tunable capacitor may comprise (i) a plurality of capacitors coupled in parallel and (ii) a plurality of switches coupled to the plurality of capacitors, one switch for each capacitor, e.g., as shown in
In an exemplary design, the second active circuit may comprise a first transistor of a first type (e.g., an NMOS transistor) to receive the third signal. The tunable inter-stage matching circuit may comprise a second transistor (e.g., a PMOS transistor) of a second type that is different from the first type, e.g., as shown in
The output of the first active circuit and the input of the second active circuit may be internal nodes and may be inaccessible via internal pins. The tunable capacitor may be set to one of a plurality of discrete capacitance values based on a control, which may be received via an SBI. For example, the tunable capacitor may be set to a discrete capacitance value that is associated with the highest output power level or a target output power level among a plurality of possible discrete capacitance values for the tunable capacitor. This discrete capacitance value may be determined by calibration or via some other means.
In another exemplary design, an integrated circuit may comprise a driver amplifier, a tunable inter-stage matching circuit, and a power amplifier. The driver amplifier may receive and amplify a first RF signal and provide a second RF signal. The power amplifier may receive and amplify a third RF signal and provide a fourth RF signal. The tunable inter-stage matching circuit may be coupled between the driver amplifier and the power amplifier and may receive the second RF signal and provide the third RF signal. The tunable inter-stage matching circuit may comprise a tunable capacitor that may be varied in discrete steps to adjust impedance matching between the driver amplifier and the power amplifier.
In an exemplary design, the driver amplifier and the power amplifier may be implemented with MOS transistors. The driver amplifier may comprise at least one NMOS transistor coupled in a stack. The power amplifier may comprise a plurality of NMOS transistors coupled in a stack.
The tunable capacitor may comprise (i) a plurality of capacitors coupled in parallel and (ii) a plurality of switches coupled to the plurality of capacitors, one switch for each capacitor. Each switch may be turned on to select an associated capacitor or turned off to unselect the associated capacitor. The tunable capacitor may further comprise a fixed capacitor coupled in parallel with the plurality of capacitors and selected at all times. The switches may be implemented with MOS transistors.
Impedance matching between the first and second active circuits may be performed with a tunable inter-stage matching circuit comprising a tunable capacitor that can be varied in discrete steps to adjust the impedance matching (block 1016). The tunable capacitor may be set to one of a plurality of discrete capacitance values by controlling a plurality of switches coupled to a plurality of capacitors for the tunable capacitor (block 1018).
The tunable inter-stage matching circuit and PA module described herein may be implemented on an IC, an analog IC, an RFIC, a mixed-signal IC, an ASIC, a printed circuit board (PCB), an electronic device, etc. The tunable inter-stage matching circuit and PA module may also be fabricated with various IC process technologies such as CMOS, NMOS, PMOS, bipolar junction transistor (BJT), bipolar-CMOS (BiCMOS), silicon germanium (SiGe), gallium arsenide (GaAs), etc.
An apparatus implementing the tunable inter-stage matching circuit and PA module described herein may be a stand-alone device or may be part of a larger device. A device may be (i) a stand-alone IC, (ii) a set of one or more ICs that may include memory ICs for storing data and/or instructions, (iii) an RFIC such as an RF receiver (RFR) or an RF transmitter/receiver (RTR), (iv) an ASIC, (v) a module that may be embedded within other devices, (vi) a receiver, cellular phone, wireless device, handset, or mobile unit, (vii) etc.
In one or more exemplary designs, the functions described may be implemented in hardware, software, firmware, or any combination thereof. If implemented in software, the functions may be stored on or transmitted over as one or more instructions or code on a computer-readable medium. Computer-readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. A storage media may be any available media that can be accessed by a computer. By way of example, and not limitation, such computer-readable media can comprise RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a computer. Also, any connection is properly termed a computer-readable medium. For example, if the software is transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, digital subscriber line (DSL), or wireless technologies such as infrared, radio, and microwave, then the coaxial cable, fiber optic cable, twisted pair, DSL, or wireless technologies such as infrared, radio, and microwave are included in the definition of medium. Disk and disc, as used herein, includes compact disc (CD), laser disc, optical disc, digital versatile disc (DVD), floppy disk and blu-ray disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer-readable media.
The previous description of the disclosure is provided to enable any person skilled in the art to make or use the disclosure. Various modifications to the disclosure will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other variations without departing from the scope of the disclosure. Thus, the disclosure is not intended to be limited to the examples and designs described herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
The present Application for Patent is a Continuation and claims priority to patent application Ser. No. 12/715,254 entitled “DIGITAL TUNABLE INTER-STAGE MATCHING CIRCUIT,” filed Mar. 1, 2010, and Provisional U.S. Application Ser. No. 61/235,312, entitled “DIGITAL TUNABLE PA INTER-STAGE MATCHING,” filed Aug. 19, 2009, assigned to the assignee hereof, and expressly incorporated herein by reference.
| Number | Name | Date | Kind |
|---|---|---|---|
| 4015223 | Cheze | Mar 1977 | A |
| 4263653 | Mecklenburg | Apr 1981 | A |
| 4375051 | Theall | Feb 1983 | A |
| 4493112 | Bruene | Jan 1985 | A |
| 4559503 | Camand et al. | Dec 1985 | A |
| 4612669 | Nossen | Sep 1986 | A |
| 5023688 | Ando et al. | Jun 1991 | A |
| 5208537 | Rietsch et al. | May 1993 | A |
| 5300068 | Rosar et al. | Apr 1994 | A |
| 5361403 | Dent | Nov 1994 | A |
| 5483680 | Talbot | Jan 1996 | A |
| 5530923 | Heinonen et al. | Jun 1996 | A |
| 5541554 | Stengel et al. | Jul 1996 | A |
| 5564086 | Cygan et al. | Oct 1996 | A |
| 5673287 | Colvis et al. | Sep 1997 | A |
| 5774017 | Adar | Jun 1998 | A |
| 5778308 | Sroka et al. | Jul 1998 | A |
| 5969582 | Boesch et al. | Oct 1999 | A |
| 5973557 | Miyaji et al. | Oct 1999 | A |
| 5978192 | Young et al. | Nov 1999 | A |
| 6020794 | Wilbur | Feb 2000 | A |
| 6166598 | Schlueter | Dec 2000 | A |
| 6188877 | Boesch et al. | Feb 2001 | B1 |
| 6215359 | Peckham et al. | Apr 2001 | B1 |
| 6317608 | Glocker | Nov 2001 | B1 |
| 6362690 | Tichauer | Mar 2002 | B1 |
| 6370364 | Liimatainen | Apr 2002 | B1 |
| 6389269 | Nanni et al. | May 2002 | B1 |
| 6414562 | Bouisse et al. | Jul 2002 | B1 |
| 6441768 | Cho et al. | Aug 2002 | B2 |
| 6570462 | Edmonson et al. | May 2003 | B2 |
| 6603351 | Suzuki | Aug 2003 | B2 |
| 6606483 | Baker et al. | Aug 2003 | B1 |
| 6759916 | Ishizaki et al. | Jul 2004 | B2 |
| 6771130 | Hasegawa et al. | Aug 2004 | B2 |
| 6859104 | Toncich et al. | Feb 2005 | B2 |
| 6865399 | Fujioka et al. | Mar 2005 | B2 |
| 6946847 | Nishimori et al. | Sep 2005 | B2 |
| 6950637 | Kim | Sep 2005 | B2 |
| 6992543 | Luetzelschwab et al. | Jan 2006 | B2 |
| 7009455 | Toncich et al. | Mar 2006 | B2 |
| 7010073 | Black et al. | Mar 2006 | B2 |
| 7126386 | Tumer et al. | Oct 2006 | B2 |
| 7151411 | Martin et al. | Dec 2006 | B2 |
| 7176634 | Kitamura et al. | Feb 2007 | B2 |
| 7187231 | McGrath et al. | Mar 2007 | B2 |
| 7215933 | Tse et al. | May 2007 | B1 |
| 7417508 | Quaglietta | Aug 2008 | B1 |
| 7443236 | Dow et al. | Oct 2008 | B2 |
| 7509100 | Toncich | Mar 2009 | B2 |
| 7512386 | Kalajo et al. | Mar 2009 | B2 |
| 7580684 | Cyr et al. | Aug 2009 | B2 |
| 7616054 | Jeon et al. | Nov 2009 | B2 |
| 7764125 | Dawe | Jul 2010 | B2 |
| 7782134 | Drogi et al. | Aug 2010 | B2 |
| 7868699 | Ono et al. | Jan 2011 | B2 |
| 7893763 | Andrews | Feb 2011 | B2 |
| 7893769 | Asano | Feb 2011 | B2 |
| 7911277 | Paul et al. | Mar 2011 | B2 |
| 7917170 | Zhitnitsky | Mar 2011 | B2 |
| 8000737 | Caimi et al. | Aug 2011 | B2 |
| 8072272 | Zhao et al. | Dec 2011 | B2 |
| 8111111 | Van | Feb 2012 | B2 |
| 8131232 | Muhammad | Mar 2012 | B2 |
| 8140033 | Chan et al. | Mar 2012 | B2 |
| 8213886 | Blin | Jul 2012 | B2 |
| 8280323 | Thompson | Oct 2012 | B2 |
| 8306490 | Tanoue et al. | Nov 2012 | B2 |
| 8368470 | Alidio et al. | Feb 2013 | B2 |
| 20020094037 | Darabi et al. | Jul 2002 | A1 |
| 20030060227 | Sekine et al. | Mar 2003 | A1 |
| 20030193997 | Dent et al. | Oct 2003 | A1 |
| 20040132441 | Livet et al. | Jul 2004 | A1 |
| 20040224649 | Shamsaifar | Nov 2004 | A1 |
| 20050159119 | Kataoka et al. | Jul 2005 | A1 |
| 20050221855 | Kuriyama et al. | Oct 2005 | A1 |
| 20050225388 | Ramachandran et al. | Oct 2005 | A1 |
| 20050227640 | Haque et al. | Oct 2005 | A1 |
| 20060028301 | Kamata et al. | Feb 2006 | A1 |
| 20060053321 | Mizusawa | Mar 2006 | A1 |
| 20060160501 | Mendolia et al. | Jul 2006 | A1 |
| 20060164162 | Dauphinee et al. | Jul 2006 | A1 |
| 20060166664 | Livet et al. | Jul 2006 | A1 |
| 20060261895 | Kocaman et al. | Nov 2006 | A1 |
| 20070109698 | Kim | May 2007 | A1 |
| 20070197180 | McKinzie et al. | Aug 2007 | A1 |
| 20070207748 | Toncich | Sep 2007 | A1 |
| 20070218844 | Alanen et al. | Sep 2007 | A1 |
| 20070222523 | Arell | Sep 2007 | A1 |
| 20070291173 | Hsin | Dec 2007 | A1 |
| 20080026709 | Liu et al. | Jan 2008 | A1 |
| 20080242237 | Rofougaran et al. | Oct 2008 | A1 |
| 20080266021 | Van Bezooijen et al. | Oct 2008 | A1 |
| 20080284539 | Tateoka et al. | Nov 2008 | A1 |
| 20090002077 | Rohani et al. | Jan 2009 | A1 |
| 20090135536 | Kappes | May 2009 | A1 |
| 20090318093 | Prikhodko et al. | Dec 2009 | A1 |
| 20100081410 | Kaido et al. | Apr 2010 | A1 |
| 20100308933 | See et al. | Dec 2010 | A1 |
| 20100321086 | See et al. | Dec 2010 | A1 |
| 20110018632 | Pletcher et al. | Jan 2011 | A1 |
| 20110043956 | Su et al. | Feb 2011 | A1 |
| 20120112834 | Van | May 2012 | A1 |
| Number | Date | Country |
|---|---|---|
| 1282140 | Jan 2001 | CN |
| 1367952 | Sep 2002 | CN |
| 1677848 | Oct 2005 | CN |
| 1826727 | Aug 2006 | CN |
| 1870423 | Nov 2006 | CN |
| 101095285 | Dec 2007 | CN |
| 101432973 | May 2009 | CN |
| 101502004 | Aug 2009 | CN |
| 0982852 | Mar 2000 | EP |
| 1727279 | Nov 2006 | EP |
| 1916772 | Apr 2008 | EP |
| 2356093 | May 2001 | GB |
| S62262508 | Nov 1987 | JP |
| S6361812 | Apr 1988 | JP |
| H02161769 | Jun 1990 | JP |
| H03128336 | Dec 1991 | JP |
| H04207521 | Jul 1992 | JP |
| H04368022 | Dec 1992 | JP |
| H07263986 | Oct 1995 | JP |
| H08167819 | Jun 1996 | JP |
| 11055047 | Feb 1999 | JP |
| H11251928 | Sep 1999 | JP |
| 2000150779 | May 2000 | JP |
| 2000512460 | Sep 2000 | JP |
| 2001068941 | Mar 2001 | JP |
| 3192907 | Jul 2001 | JP |
| 2002535860 | Oct 2002 | JP |
| 2003504929 | Feb 2003 | JP |
| 2003087129 | Mar 2003 | JP |
| 2003516083 | May 2003 | JP |
| 2003174367 | Jun 2003 | JP |
| 2004085446 | Mar 2004 | JP |
| 2005045440 | Feb 2005 | JP |
| 2005128721 | May 2005 | JP |
| 2005210316 | Aug 2005 | JP |
| 2005524325 | Aug 2005 | JP |
| 2005268895 | Sep 2005 | JP |
| 2005294894 | Oct 2005 | JP |
| 2006074595 | Mar 2006 | JP |
| 2006279190 | Oct 2006 | JP |
| 2007013790 | Jan 2007 | JP |
| 2007503167 | Feb 2007 | JP |
| 2007060455 | Mar 2007 | JP |
| 2007081593 | Mar 2007 | JP |
| 2007104355 | Apr 2007 | JP |
| 2007531470 | Nov 2007 | JP |
| 2008516508 | May 2008 | JP |
| 2008521318 | Jun 2008 | JP |
| 2008521319 | Jun 2008 | JP |
| 2008219758 | Sep 2008 | JP |
| 2008288769 | Nov 2008 | JP |
| 2010081383 | Apr 2010 | JP |
| 9748183 | Dec 1997 | WO |
| 0042585 | Jul 2000 | WO |
| WO0105028 | Jan 2001 | WO |
| 0141306 | Jun 2001 | WO |
| 03094345 | Nov 2003 | WO |
| WO2004034569 | Apr 2004 | WO |
| 2005006832 | Jan 2005 | WO |
| 2005020433 | Mar 2005 | WO |
| 2005101649 | Oct 2005 | WO |
| 2005101678 | Oct 2005 | WO |
| WO2006038167 | Apr 2006 | WO |
| 2006054245 | May 2006 | WO |
| WO2006054246 | May 2006 | WO |
| 2007107633 | Sep 2007 | WO |
| 2008014029 | Jan 2008 | WO |
| 2008114455 | Sep 2008 | WO |
| Entry |
|---|
| Chowdhury D et al., “A single-chip highly linear 2.4GHz 30dBm power amplifier in 90nm CMOS”, Solid-State Circuits Conference—Digest of Technical Papers, 2009, ISSCC 2009, IEEE International, IEEE, Piscataway, NJ, USA, Feb. 8, 2009, pp. 378-379,379A, XP031466144, ISBN, 978-1-4244-3458-9. |
| International Search Report and Written Opinion—PCT/US2010/046021—ISA/EPO—Mar. 9, 2011. |
| Minsik Ahn, et al., “A Novel Multi-Stack Device Structure and its Analysis for High Power CMOS Switch Design”, Microwave Symposium, 2007. IEEE/MTT-S International, IEEE, PI, Jun. 1, 2007, pp. 1393-1396, XP031112198, ISBN, 978-1-4244-0687-6. |
| Tongqiang Gao, et al., “A novel CMOS transmitter front-end for mobile RFID reader”, Radio Frequency Integrated Circuits Symposium, 2009. RFIC 2009. IEEE, IEEE, Piscataway, NJ, USA, Jun. 7, 2009, pp. 105-108, XP031480236, ISBN, 978-1-4244-3377-3. |
| Wang et al., “A Nonlinear Capacitance Cancellation Technique and its Application to a CMOS Class AB Power Amplifier,” 2001, IEEE Radio Frequency Integrated Circuits Symposium, May 20, 2001, pp. 39-42, XP010551317. |
| Adar, A. et al., “A High Efficiency Single Chain GaAs MESFET MMIC Dual Band Power Amplifier for GSM/DCS Handsets”, Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1998. Technical Digest 1998., 20th Annual; Digital Object Identifier: 10.1109/GAAS.1998.722629; Publication Year: 1998, pp. 69-72. |
| Bezooijen A, et al., “Power Amplifier Protection by Adaptive Output Power Control”, IEEE JSSC, vol. 42, No. 9, Sep. 2007, pp. 1834-1841. |
| Carrara F, et al., “A Methodology for Fast VSWR Protection Implemented in a Monolithic 3-W 55% PAE RF CMOS Power Amplifier”, IEEE JSSC, vol. 43, No. 9, Sep. 2008, pp. 2057-2066. |
| Sanielevici S A, et al., “A 900-MHz Transceiver Chipset for Two-Way Paging Applications”, IEEE JSSC, vol. 33, No. 12, Dec. 1998, pp. 2160-2168. |
| Scuderi A, et al., “A VSWR-Protected Silicon Bipolar RF Power Amplifiers with Soft-Slope Power Control”, IEEE JSSC, vol. 40, No. 3, Mar. 2005, pp. 611-621. |
| Su D, et al., “An IC for Linearizing RF Power Amplifiers Using Envelope Elimination and Restoration”, IEEE JSSC, vol. 33, No. 12, Dec. 1998, pp. 2252-2258. |
| Vaha-Heikkila T. et al., “A 20-50 Ghz Reconfigurable Match Network for Power Amplifier Applications”, Microwave Symposium Digest, 2004 IEEE MTT-S International; vol. 2 Digital Object Identifier: 10.1109/MWSYM.2004.1339059; Publication Year: 2004, pp. 717-720 vol. 2. |
| van Bezooijen, A., et al., “Adaptive Impedance-Matching Techniques for Controlling L Networks”, Circuits and Systems I: Regular Papers, IEEE Transactions on; vol. 57 , Issue: 2; Digital Object Identifier: 10.1 109/TCSI.2009.2023764 Feb. 2010, pp. 495-505. |
| Yao-Jen Chuang, et al., “A novel bubble tolerant thermometer-to-binary encoder for flash A/D converter”, VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT). 2005 IEEE VLSI Apr. 27, 2005-Apr. 29, 2005 Piscataway, NJ, USA,IEEE, US, Apr. 27, 2005, pp. 315-318, XP010829593, DOI: DOI:10.1109/VDAT.2005.1500084 ISBN: 978-0-7803-9060-7 the whole document. |
| Number | Date | Country | |
|---|---|---|---|
| 20110316636 A1 | Dec 2011 | US |
| Number | Date | Country | |
|---|---|---|---|
| 61235312 | Aug 2009 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 12715254 | Mar 2010 | US |
| Child | 13226397 | US |
