DIMM/expansion card retention method for highly kinematic environments

Information

  • Patent Grant
  • 10998671
  • Patent Number
    10,998,671
  • Date Filed
    Monday, July 20, 2020
    3 years ago
  • Date Issued
    Tuesday, May 4, 2021
    3 years ago
Abstract
A system and method for stabilizing a DIMM in a DIMM connector so as to reduce wear related electrical disconnections therebetween. A base is disposed between adjacent DIMM connectors and is coupled to the motherboard. A cap engages a top edge of a plurality of DIMMs and an adjustable force is applied to the top of the DIMMS by turning a screw which extends from the cap into the base.
Description
FIELD OF THE INVENTION

The present invention relates to computer motherboards and secondary perpendicular circuit cards and mechanisms for coupling the same.


BACKGROUND OF THE INVENTION

Server class compute platforms were typically not employed in environments that are harsh, such as military vehicles, construction vehicles, weapons platforms, space launch systems, etc. However, these server platforms are becoming necessary because of the need for virtualization and compute density in smaller spaces. One of several obstacles requiring resolution is the fragility of the Joint Electron Device Engineering Council (JEDEC) style DIMM connector on these compute platforms. This connector is a high speed (electrical speeds in the 2-3 GHz range) interface using a leaf spring style contact which creates a line of surface electrical conduction where the spring side of the connector touches the circuit side of the DIMM via a gold plated pad on the circuit card. See FIG. 2.


While a DIMM is latched into a JEDEC DIMM connector, and vibration is imparted on the masses of the compute platform, relative movement often occurs between the leaf spring style contacts and their corresponding gold plated pads on the DIMM which degrade the ability to maintain contact with the circuit card housing the memory chips. In demanding environments over time, the spring contact and the circuit card lose electrical connectivity when at least one of the leaf spring style contacts and/or its respective gold plated pad becomes so worn as to no longer make an electrical connection therebetween.


Consequently, there exists a need for improved methods and systems for connecting JEDEC memory modules in a compute platform used in harsh environments, such as military vehicles, weapons platforms, and space launch systems, all done in a reliable and cost efficient manner.


SUMMARY OF THE INVENTION

It is an object of the present invention to provide a system and method for connecting memory modules via a DIMM connector in an efficient manner.


It is a feature of the present invention to utilize a multi-DIMM top edge cap.


It is an advantage of the present invention to reduce inadvertent electrical disconnection of memory modules from a DIMM connector.


It is another feature of the present invention to include an interstitial base for biasing the cap toward the motherboard.


It is another advantage of the present invention to reduce relative movement between DIMM connector and the DIMM.


The present invention is an apparatus and method for making more robust the connections between a memory module and a JEDEC style DIMM connector to satisfy the aforementioned needs, provide the previously stated objects, include the above-listed features, and achieve the already articulated advantages. The present invention is carried out in a “DIMM gold pad destruction-less” manner in a sense that the degradation of the gold pad to leaf spring like contact connection has been greatly reduced.


Accordingly, the present invention is a system for reducing inadvertent electrical disconnection of memory modules during operation in harsh environments comprising:

    • a parallel plurality of adjacent dual in-line memory module (DIMM) connectors, each having a connector longitudinal axis, being disposed on a motherboard with a gap therebetween;
    • a parallel plurality of adjacent DIMMs each having a memory module top edge and a memory module longitudinal axis;
    • a multi-DIMM vibration damping cap having a cap longitudinal axis and a parallel plurality of cap to memory module top edge engaging regions;
    • a base, having a base longitudinal axis, said base disposed in said gap and coupled to one of:
      • the motherboard;
      • one of the parallel plurality of adjacent DIMM connectors; and
      • a coupler biasing said multi-DIMM vibration damping cap toward a parallel plurality of memory module top edges.


Accordingly, the present invention is a method of reducing inadvertent electrical disconnection of circuit boards during operation in harsh environments comprising:

    • providing a plurality of adjacent connectors, each having a connector longitudinal axis, being disposed on a first circuit board with a gap therebetween;
    • providing a plurality of adjacent circuit cards each having a circuit card top edge and a circuit card longitudinal axis;
    • proving a cap having a cap longitudinal axis and a plurality of cap to circuit card top edge engaging regions;
    • providing a base having a base longitudinal axis, said base disposed in said gap and coupled to one of:
      • the primary circuit card;
      • one of the parallel plurality of adjacent connectors; and
      • providing a coupler biasing said cap toward a plurality of secondary circuit card top edges.





BRIEF DESCRIPTION OF THE DRAWINGS

The invention may be more fully understood by reading the following description of the preferred embodiments of the invention, in conjunction with the appended drawings wherein:



FIG. 1 is an exploded perspective view of present invention in its intended environment.



FIG. 2 is a perspective view of a damaged portion of a DIMM of the prior art.



FIG. 3 is a close up exploded view of components of the present invention.



FIG. 4 is a cross-sectional view of the present invention in its intended environment.





DETAILED DESCRIPTION

Through this description details are given of a motherboard, DIMM and a DIMM connector, it should be understood that different circuit cards with different types of electronic components could be used with different connector sizes and configurations. It is intended that these specific details not limit the scope of the present invention, unless repeated in the claims, but instead fully enable a specific and/or best mode of the invention and other variations of this card and connector types are intended to be readily understood from the following description and included within the scope and spirit of the present invention.


Now referring to the drawings wherein like numerals refer to like matter throughout, and more specifically referring to FIG. 1, there is shown a DIMM stabilization system 100, of the present invention which includes a motherboard 110 or other primary circuit board which receives secondary circuit boards in a perpendicular orientation. Mounted on motherboard 110 are: first DIMM connector 112, second DIMM connector 114, third DIMM connector 116, and fourth DIMM connector 118. First to second gap 113 is the gap located between first DIMM connector 112 and second DIMM connector 114.


Base 120 is shown, in this exploded view, above first to second gap 113 where it would be installed during assembly of the present invention.


Adjacent parallel DIMM pair 130, which includes first DIMM 132 and second DIMM 134, which are configured to be inserted into first DIMM connector 112, and second DIMM connector 114, respectively.


Multi-DIMM vibration damping cap 140 is shown above adjacent parallel DIMM pair 130 and would engage the top edge of first DIMM 132 and second DIMM 134 when fully assembled.


Biasing force adjustment system 150 is shown above multi-DIMM vibration damping cap 140.


Now referring to FIG. 2, there is shown a prior art DIMM contact region 200 of a typical prior art DIMM, which includes prior art DIMM contact first pad 202 and prior art DIMM contact second pad 204. Also shown are prior art DIMM contact first vibration damaged region 203 and prior art DIMM contact second vibration damaged region 205 on prior art DIMM contact first pad 202 and prior art DIMM contact second pad 204, respectively. If the severity of the wear in prior art DIMM contact first vibration damaged region 203 or prior art DIMM contact second vibration damaged region 205 continues to grow until even just one contact is no longer electrically connected, the DIMM will fail to function properly.


Now referring to FIG. 3, there is shown an exploded view of the DIMM stabilization system 100 of the present invention, which could be assembled as follows: base 120 is mounted to the motherboard 110 in the first to second gap 113 using a preferably non-electrically conductive base mounting adhesive 320 (FIG. 4). In an embodiment where the base 120 is mounted to the motherboard 110 using adhesive, the base 120 can be designed to prevent contamination of the first DIMM connector 112 and second DIMM connector 114 by creating a lip and specifically designed flow paths. Base 120 is shown with base self-centering spring members 129 and bonding enhancement features to allow for the base 120 to be centered between first DIMM connector 112 and second DIMM connector 114 and to thoroughly bond with them and/or the motherboard 110. An acceptable range of separation between first DIMM connector 112 and second DIMM connector 114 will determine the necessary dimensions and flexibility characteristics of base self-centering spring members 129. Base 120 is shown with first base screw mating region 121, second base screw mating region 123, third base screw mating region 125, fourth base screw mating region 127, which all can be integrated threading in base 120 or could be threaded inserts, such as screw mating threads 310 (FIG. 4). In an assembled configuration, first base screw receiving region 122, second base screw receiving region 124, third base screw receiving region 126 and fourth base screw receiving region 128 are adjacent to and aligned with first cap screw passage 141, second cap screw passage 143, third cap screw passage 145, and fourth cap screw passage 147, respectively of the multi-DIMM vibration damping cap 140. The materials for base 120 and multi-DIMM vibration damping cap 140 may be, in some embodiments, preferably relatively stiff so as to provide a vibration and deflection decreasing beneficial increase in overall stiffness of the motherboard 110 when the DIMM stabilization system 100 is fully assembled and adjusted. Biasing force adjustment first screw 152, biasing force adjustment second screw 154, biasing force adjustment third screw 156, and biasing force adjustment fourth screw 158 are inserted into first cap screw head receiving region 142, second cap screw head receiving region 144, third cap screw head receiving region 146 and fourth cap screw head receiving region 148, respectively. When the DIMM stabilization system 100 is assembled, it provides a continuous downward (toward the motherboard 110) pressure on the adjacent parallel DIMM pair 130. Ideally, the only portion of DIMM stabilization system 100 that touches the adjacent parallel DIMM pair 130 is the cap to memory module top edge engaging first region 332 and cap to memory module top edge engaging second region 334 (FIG. 4). These regions may be provided with an injection molded pad, elastomer coating, or suitable substitute which aid in absorbing vibration and improves clamping capability of the system.


Now referring to FIG. 4, there is shown a cross-sectional view of the DIMM stabilization system 100 in a fully assembled and adjusted state.


It is thought that the method and apparatus of the present invention will be understood from the foregoing description and that it will be apparent that various changes may be made in the form, construct steps, and arrangement of the parts and steps thereof, without departing from the spirit and scope of the invention or sacrificing all of their material advantages. The form herein described is merely a preferred exemplary embodiment thereof.

Claims
  • 1. A system for reducing inadvertent electrical disconnection of memory modules during operation in harsh environments comprising: a parallel plurality of adjacent dual in-line memory module (DIMM) connectors, each having a connector longitudinal axis, being disposed on a motherboard with a gap therebetween;a parallel plurality of adjacent DIMMs each having a memory module top edge and a memory module longitudinal axis;a multi-DIMM vibration damping cap having a cap longitudinal axis and a parallel plurality of cap to memory module top edge engaging regions;a base, having a base longitudinal axis, said base disposed in said gap and coupled to one of:the motherboard;one of the parallel plurality of adjacent DIMM connectors; anda coupler biasing said multi-DIMM vibration damping cap toward a parallel plurality of memory module top edges.
  • 2. The system of claim 1 wherein said coupler comprises an elongated threaded member.
  • 3. The system of claim 1 wherein said base further comprises a top edge and a bottom edge, said top edge configured to support from below a bottom portion of said multi-DIMM vibration damping cap.
  • 4. The system of claim 3 wherein said base further comprises a plurality of base self-centering spring members.
  • 5. The system of claim 4 wherein said multi-DIMM vibration damping cap further comprises an elastomer region for engaging said memory module top edge.
  • 6. The system of claim 5 wherein said base is coupled to said motherboard with a non-electrically conductive adhesive.
  • 7. The system of claim 4 wherein said base self-centering spring members comprises a plurality of flexible tabs balanced, along a portion of said bottom edge of said base, from side to side to assist in centering the base in the interstitial gap.
  • 8. The system of claim 7 wherein said bottom edge of said base is further configured with surface features to control the flow of adhesive and to protect a DIMM connector from contamination by adhesive.
  • 9. The system of claim 8 wherein said multi-DIMM vibration damping cap is constructed so that when secured to the base, an increase in stiffness of portions of the motherboard occurs.
  • 10. A system for reducing inadvertent electrical disconnection of circuit boards during operation in harsh environments comprising: a plurality of adjacent connectors, each having a connector longitudinal axis, being disposed on a first circuit board with a gap therebetween;a plurality of circuit cards each having a circuit card top edge and a circuit card longitudinal axis;a cap having a cap longitudinal axis and a plurality of cap to circuit card top edge engaging regions;a base having a base longitudinal axis, said base disposed in said gap and coupled to one of:the first circuit board;one of the plurality of adjacent connectors; anda coupler biasing said cap toward a plurality of circuit card top edges.
  • 11. The system of claim 10 wherein said cap is constructed so that when secured to the base, an increase in stiffness of portions of the motherboard occurs.
  • 12. The system of claim 10 wherein said coupler comprises an elongated threaded member.
  • 13. The system of claim 12 wherein said base further comprises a top edge and a bottom edge, said top edge configured to support from below a bottom portion of said cap.
  • 14. The system of claim 10 wherein said base further comprises a plurality of base self-centering spring members.
  • 15. The system of claim 14 wherein said cap further comprises an elastomer region for engaging said memory module top edge.
  • 16. The system of claim 15 wherein said base is coupled to said first circuit board with a non-electrically conductive adhesive.
  • 17. The system of claim 16 wherein said base self-centering spring members comprises a plurality of flexible tabs balanced, along a portion of said bottom edge of said base, from side to side to assist in centering the base in the gap.
  • 18. The system of claim 17 wherein said bottom edge of said base is further configured with surface features to control the flow of adhesive and to protect a DIMM connector from contamination by adhesive.
  • 19. A method of reducing inadvertent electrical disconnection of circuit boards during operation in harsh environments comprising: providing a plurality of connectors, each having a connector longitudinal axis, being disposed on a primary circuit card with a gap therebetween;providing a plurality of circuit cards each having a circuit card top edge and a circuit card longitudinal axis;providing a cap having a cap longitudinal axis and a plurality of cap to circuit card top edge engaging regions;providing a base having a base longitudinal axis, said base disposed in said gap and coupled to one of:the primary circuit card;one of the plurality of connectors; andproviding a coupler biasing said cap toward a plurality of secondary circuit card top edges.
  • 20. The method of claim 19 wherein said step of biasing comprises the steps of: providing an elongated threaded member; andturning said elongated threaded member.
CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation of the non-provisional patent application having Ser. No. 16/537,971 filed Aug. 12, 2019, which claims the benefit of the filing date of the provisional patent application having Ser. No. 62/717,375 filed Aug. 10, 2018, the contents of which are incorporated herein in their entirety by this reference.

US Referenced Citations (101)
Number Name Date Kind
3150906 Jacques et al. Sep 1964 A
3360689 Haury Dec 1967 A
5074800 Sasao et al. Dec 1991 A
5419712 Bellomo et al. May 1995 A
5443394 Billman et al. Aug 1995 A
5603625 Tondreault Feb 1997 A
6007357 Perino et al. Dec 1999 A
6030251 Stark et al. Feb 2000 A
6045385 Kane Apr 2000 A
6394831 Bowers et al. May 2002 B1
6517369 Butterbaugh et al. Feb 2003 B1
6545877 Agha et al. Apr 2003 B1
6589059 Perino et al. Jul 2003 B2
6611058 Kinsman et al. Aug 2003 B2
6767230 Lai Jul 2004 B2
7371097 Pennypacker et al. May 2008 B1
7637748 Chung et al. Dec 2009 B2
7922506 Harlan et al. Apr 2011 B1
7955100 Chung et al. Jun 2011 B2
8075330 Deng et al. Dec 2011 B1
8113863 Vrenna et al. Feb 2012 B2
8403689 Li et al. Mar 2013 B2
8559187 Peng et al. Oct 2013 B2
8665587 Peng et al. Mar 2014 B2
8771001 Li et al. Jul 2014 B2
9060453 Cox et al. Jun 2015 B2
9172164 Tang et al. Oct 2015 B2
9173310 Crippen et al. Oct 2015 B2
10734756 Shaw Aug 2020 B2
20030090879 Doblar et al. May 2003 A1
20060055017 Cho et al. Mar 2006 A1
20060126369 Raghuram Jun 2006 A1
20060129712 Raghuram Jun 2006 A1
20060129755 Raghuram Jun 2006 A1
20070118692 Yu May 2007 A1
20070136523 Bonella et al. Jun 2007 A1
20070161275 McBroom et al. Jul 2007 A1
20070189098 Hsieh Aug 2007 A1
20070283054 Burton Dec 2007 A1
20070287333 Shan et al. Dec 2007 A1
20080007921 Pauley et al. Jan 2008 A1
20080068900 Bhakta et al. Mar 2008 A1
20080140952 Lee et al. Jun 2008 A1
20080155211 Misbach Jun 2008 A1
20080180899 Pearson et al. Jul 2008 A1
20080207059 Shan et al. Aug 2008 A1
20090034327 Yun et al. Feb 2009 A1
20090077293 Kerrigan et al. Mar 2009 A1
20090119451 Haywood et al. May 2009 A1
20090180260 Djordjevic Jul 2009 A1
20090201711 Solomon et al. Aug 2009 A1
20090211083 Bodenweber et al. Aug 2009 A1
20090217102 Co Aug 2009 A1
20100008034 Hinkle Jan 2010 A1
20100042778 Tanguay et al. Feb 2010 A1
20100091540 Bhakta et al. Apr 2010 A1
20100128507 Solomon et al. May 2010 A1
20100191904 Misbach Jul 2010 A1
20110016268 Qawami et al. Jan 2011 A1
20110029746 Lee et al. Feb 2011 A1
20110085406 Solomon et al. Apr 2011 A1
20110090749 Bhakta et al. Apr 2011 A1
20110099317 Nishtala et al. Apr 2011 A1
20110246743 Lee et al. Oct 2011 A1
20110286175 Iyengar et al. Nov 2011 A1
20110286179 Motschman et al. Nov 2011 A1
20120151287 Le et al. Jun 2012 A1
20120271990 Chen et al. Oct 2012 A1
20120278524 Lee et al. Nov 2012 A1
20130007356 Liu et al. Jan 2013 A1
20130019048 Bland et al. Jan 2013 A1
20130070410 Chen et al. Mar 2013 A1
20130074339 Boraas et al. Mar 2013 A1
20130114200 Wu et al. May 2013 A1
20130135812 Barina et al. May 2013 A1
20130151904 Le et al. Jun 2013 A1
20130290589 Liu et al. Oct 2013 A1
20140040569 Solomon et al. Feb 2014 A1
20140095781 Qawami et al. Apr 2014 A1
20140185227 Wu et al. Jul 2014 A1
20140211404 Yang Jul 2014 A1
20140241062 Jeseritz et al. Aug 2014 A1
20150004824 Nguyen et al. Jan 2015 A1
20150011100 Stock et al. Jan 2015 A1
20150031232 Kerrigan et al. Jan 2015 A1
20150033550 Boraas et al. Feb 2015 A1
20150089279 Dodson et al. Mar 2015 A1
20150127890 Brainard et al. May 2015 A1
20150169238 Lee et al. Jun 2015 A1
20150245529 Tam et al. Aug 2015 A1
20150363107 Best et al. Dec 2015 A1
20160011802 Berke Jan 2016 A1
20160019138 Lee Jan 2016 A1
20160070616 Tavallaei et al. Mar 2016 A1
20160071610 Murakami Mar 2016 A1
20160081217 Norton et al. Mar 2016 A1
20160085670 Huang et al. Mar 2016 A1
20160196073 Zhang et al. Jul 2016 A1
20160270249 Kidd Sep 2016 A1
20180062287 Shaw et al. Mar 2018 A1
20190281719 Geng et al. Sep 2019 A1
Related Publications (1)
Number Date Country
20200350726 A1 Nov 2020 US
Provisional Applications (1)
Number Date Country
62717375 Aug 2018 US
Continuations (1)
Number Date Country
Parent 16537971 Aug 2019 US
Child 16933443 US