The present invention relates to a direct-current circuit breaker that interrupts high voltage high direct current.
In conventional direct-current circuit breakers that interrupt direct current, because, unlike alternating current, direct current does not have a current zero point, a current zero point is formed by superimposing resonance current from a commutation circuit composed of a capacitor and a reactor and the direct current is interrupted at the current zero point. Such methods of forming a current zero point include a forced commutation method (for example, Patent Literature 1) in which a commutation circuit composed of a capacitor and a reactor is connected in parallel with an interrupting unit and the resonance current with the reactor due to the discharge of the charge stored in the capacitor in advance is superimposed on the direct current, thereby forming a current zero point, and a self-commutation method (for example, Patent Literature 2) in which a commutation circuit composed of a capacitor and a reactor is connected in parallel with an interrupting unit and a current zero point is formed by using a self-oscillation phenomenon based on the interaction between an arc and the commutation circuit.
Patent Literature 1: Japanese Patent Application Laid-open No. S58-34525
Patent Literature 2: Japanese Patent Application Laid-open No. S58-57229
However, with the conventional technologies described above, in either method, there is a problem in that devices, such as a capacitor, in the commutation circuit increase in size and cost as the current interruption burden becomes severe.
The present invention has been achieved in view of the above and an object of the present invention is to provide a direct-current circuit breaker capable of reducing the current interruption burden and reducing the size and cost of the devices.
In order to solve the above problems and achieve the object, a direct-current circuit breaker according to the present invention is a direct-current circuit breaker that includes an interrupting unit that forms a current zero point by superimposing a resonance current on a direct current flowing in a direct-current line and interrupts the direct current at the current zero point, the direct-current circuit breaker including: a switching unit inserted in the direct-current line; and a commutation circuit that includes a series circuit including a first current-limiting element and the interrupting unit and becomes a flow path for the direct current after the switching unit is opened, wherein current interruption is performed by the interrupting unit after the switching unit is opened.
According to the present invention, an effect is obtained where the current interruption burden of the direct-current circuit breaker can be reduced and the size and cost of the devices can be reduced.
A direct-current circuit breaker according to embodiments of the present invention will be explained below in detail with reference to the accompanying drawings. The present invention is not limited to the embodiments described below.
Next, an explanation will be given of an operation when the direct-current circuit breaker according to the first embodiment interrupts direct current with reference to
As illustrated in
At this point, when an opening instruction is output to the switching unit 2 and the interrupting unit 5 from the control circuit (not illustrated) and the switching unit 2 is controlled such that it is opened at the time t2, the fault current is commutated to the commutation circuit 3. At this point, when the reactor 4 is present, the value of the fault current flowing in the direct-current line 1 once becomes approximately zero and then the fault current flowing through the commutation circuit 3, i.e., the series circuit including the reactor 4 and the interrupting unit 5, gradually increases (the line indicated by the solid line in
Thereafter, at the time t3 (=0.2 s), the current is interrupted by the interrupting unit 5, whereby interruption of the fault current is completed.
When the reactor 4 is not present, the fault current rises sharply from the point at which the ground fault occurs at the time t1 (=0.1 s) (the line indicated by the broken line in
As described above, the direct-current circuit breaker according to the first embodiment includes a switching unit that is inserted in the direct-current line and becomes a flow path for direct current in a steady state, and a commutation circuit that includes a reactor and an interrupting unit, that is connected in parallel with the switching unit, and that becomes a flow path for direct current after the switching unit is opened, wherein current interruption is performed by the interrupting unit after the switching unit is opened. Therefore, the instantaneous value of the current that flows in the interrupting unit at the current interruption time is reduced, enabling the current interruption burden of the interruption unit to be reduced. Accordingly, devices, such as a capacitor from which the interrupting unit is configured, can be reduced in size. Therefore, the direct-current circuit breaker can be reduced in size and cost.
It is sufficient that the timing at which an opening instruction is output to the switching unit and the interrupting unit is the timing at which the interrupting unit is opened after the switching unit is opened, and it is obvious that the present invention is not limited by the timing at which an opening instruction is output to the switching unit and the interrupting unit.
Moreover, in the first embodiment described above, an explanation is given of an example where overvoltage that occurs between both ends of the interrupting unit after the current interruption is absorbed by a surge absorber; however, the configuration may be such that a surge absorber is not provided depending on the breakdown voltage of the interrupting unit and other circuit conditions.
In the present embodiment, as illustrated in
In a steady state, the saturable reactor 8 is saturated such that it enters a low-impedance state. When a fault occurs in the direct-current line 1, after the switching unit 2 is controlled such that it is opened, the saturable reactor 8 is controlled such that it is in an unsaturated state and thus enters a high-impedance state. Accordingly, when a fault current is commutated to the commutation circuit 3, the saturable reactor 8 is in a low-impedance state; therefore, it is possible to reduce the burden when the switching unit 2 is opened. Therefore, the fault current can be easily commutated to the commutation circuit 3. Moreover, after the switching unit 2 is controlled such that it is opened, that is, after the fault current is commutated to the commutation circuit 3, the saturable reactor 8 is caused to enter a high-impedance state. Thus, in a similar manner to the first embodiment, the current interruption burden of the interrupting unit 5 can be reduced.
As described above, according to the direct-current circuit breaker in the second embodiment, the saturable reactor is inserted as the first current-limiting element and, in a steady state, the saturable reactor is saturated such that it enters a low-impedance state. Therefore, when the fault current is commutated to the commutation circuit, it is possible to reduce the burden when the switching unit is opened and thus the fault current can be easily commutated to the commutation circuit.
Moreover, after the fault current is commutated to the commutation circuit, the saturable reactor, which is the first current-limiting element, is caused to enter a high-impedance state; therefore, the fault-current instantaneous value at the fault-current interruption time is reduced. Therefore, in a similar manner to the first embodiment, the current interruption burden of the interrupting unit can be reduced. Accordingly, devices, such as a capacitor from which the interrupting unit is configured, can be reduced in size. Therefore, the direct-current circuit breaker can be reduced in size and cost.
In the second embodiment described above, an explanation is given of an example where the saturable reactor is inserted as the first current-limiting element instead of the reactor explained in the first embodiment; however, it is obvious that the same effects can be obtained as long as the first current-limiting element is an element capable of controlling the impedance as described above.
In the present embodiment, as illustrated in
It is assumed in the present embodiment that the second current-limiting element 6 is an element in which the impedance becomes approximately zero in a steady state (for example, when the direct current value is about 2000 A) and the impedance increases when the fault current (for example, 50 kA or larger) at the time of the occurrence of a fault is about to flow, for example, a superconducting fault current limiter that instantaneously transitions from the superconducting state to the normal conducting state when overcurrent flows.
With such a configuration, the fault current that flows in the switching unit 2 when a fault occurs is instantaneously suppressed; therefore, it is possible to reduce the burden when the switching unit 2 is opened. Therefore, the fault current can be easily commutated to the commutation circuit 3. Moreover, after the fault current is commutated to the commutation circuit 3, in a similar manner to the first embodiment, the fault-current instantaneous value at the fault-current interruption time is reduced due to the action of the reactor 4, which is the first current-limiting element; therefore, the current interruption burden of the interrupting unit 5 can be reduced.
As described above, the direct-current circuit breaker according to the third embodiment is configured such that the second current-limiting element, in which the impedance becomes approximately zero in a steady state and the impedance increases when the fault current at the time of the occurrence of a fault is about to flow, is inserted in series with the switching unit in the direct-current line. Therefore, the fault current that flows in the switching unit when a fault occurs is instantaneously suppressed. Accordingly, in a similar manner to the second embodiment, the burden when the switching unit is opened can be reduced. Therefore, the fault current can be easily commutated to the commutation circuit.
Moreover, in a similar manner to the first embodiment, after the fault current is commutated to the commutation circuit, the fault-current instantaneous value at the fault-current interruption time is reduced due to the action of the reactor, which is the first current-limiting element; therefore, the current interruption burden of the interrupting unit can be reduced. Accordingly, devices, such as a capacitor from which the interrupting unit is configured, can be reduced in size. Therefore, the direct-current circuit breaker can be reduced in size and cost.
The configuration in the third embodiment can be applied to the configuration in the second embodiment. The configuration may be such that the commutation circuit is configured by connecting the saturable reactor, which is the first current-limiting element, and the interrupting unit in series, and the second current-limiting element and the switching unit are connected in series. With this configuration, the fault current can be further easily commutated to the commutation circuit 3.
In the present embodiment, as illustrated in
The GTO 7 is controlled such that it is turned on in a steady state and is turned off when a fault occurs in the direct-current line 1, thereby commutating the fault current to the commutation circuit 3. After the fault current is commutated to the commutation circuit 3, in a similar manner to the first to third embodiments, the fault-current instantaneous value at the fault-current interruption time is reduced due to the action of the first current-limiting element; therefore, the current interruption burden of the interrupting unit 5 can be reduced.
The example in
As described above, the direct-current circuit breaker according to the fourth embodiment is configured such that a semiconductor switching element, such as a GTO and an IGBT, is used as the switching unit; therefore, the fault current can be definitely commutated to the commutation circuit before the current interruption time at which current is interrupted by the interrupting unit.
In the fourth embodiment described above, an explanation is given of an example where a semiconductor switching element is used as the switching unit explained in the first embodiment; however, the configuration in the fourth embodiment can be applied to the configurations in the second and third embodiments and it is obvious that the same effects as those in the above embodiments can be obtained.
In the configuration in the fourth embodiment, it is assumed that direct current flows from the left end side to the right end side; however, in the present embodiment, as illustrated in
The GTOs 7a and 7b are controlled such that they are turned on in a steady state and are turned off when a fault occurs in the direct-current line 1, thereby commutating the fault current to the commutation circuit 3. After the fault current is commutated to the commutation circuit 3, in a similar manner to the first to fourth embodiments, the fault-current instantaneous value at the fault-current interruption time is reduced due to the action of the first current-limiting element; therefore, the current interruption burden of the interrupting unit 5 can be reduced.
The example in
As described above, the direct-current circuit breaker according to the fifth embodiment is configured such that semiconductor switching elements, such as GTOs and IGBTs, are connected in anti-parallel as the switching unit; therefore, the fault current can be definitely commutated to the commutation circuit before the current interruption time at which current is interrupted by the interrupting unit regardless of the conduction direction.
In the fifth embodiment described above, an explanation is given of an example where the switching unit is configured by connecting the semiconductor switching elements explained in the fourth embodiment in anti-parallel; however, the configuration in the fifth embodiment can be applied to the configurations in the first to third embodiments and it is obvious that the same effect as those in the above embodiments can be obtained.
In the direct-current circuit breaker according to the present embodiment, when a fault occurs in the direct-current line 1, after the switching unit 2 is opened, current interruption is performed in the following order: the interrupting units 5-1, 5-2, . . . , and 5-n. Accordingly, the fault-current instantaneous value at the fault-current interruption time at which current is interrupted by each of the interrupting units 5-1 to 5-n can be suppressed to a low value; therefore, the current interruption burden of each of the interrupting units 5-1 to 5-n can be reduced.
First, the switching unit 2 is opened and the fault current is commutated to the commutation circuits 3-1 to 3-n. Therefore, the fault current is divided between the interrupting units 5-1 to 5-n depending on the addition of the impedance of each of the reactors 4-1 to 4-n. In other words, the fault current that flows in the interrupting unit 5-1 flows only through the reactor 4-1 and is therefore the largest, and the fault current that flows in the interrupting unit 5-n flows through the reactors 4-1 to 4-n and is therefore the smallest.
Next, when the current is interrupted by the interrupting unit 5-1, the fault current is commutated to the commutation circuits 3-2 to 3-n and the fault current is divided between the interrupting units 5-2 to 5-n. Accordingly, the fault current that flows in each of the interrupting units 5-2 to 5-n increases due to the reduction in the number of divisions of the fault current. However, the fault current that flows in the interrupting unit 5-2 flows through the reactors 4-1 and 4-2; therefore, the increment of the fault current due to the reduction in the number of divisions is offset. Therefore, the increase of the fault-current instantaneous value when the current is interrupted by the interrupting unit 5-2 is suppressed to a low value. Thereafter, interruption of the fault current is completed by performing current interruption sequentially by the interrupting units 5-3, 5-4, . . . , and 5-n.
By current interruption sequentially being performed by the interrupting units 5-1 to 5-n by the method described above, the fault-current instantaneous value when the current is interrupted by each of the interrupting units 5-1 to 5-n can be suppressed to a low value; therefore, the current interruption burden of each of the interrupting units 5-1 to 5-n can be reduced. Moreover, the fault current is commutated to a plurality of the commutation circuits 3-1 to 3-n from the switching unit 2; therefore, the fault current can be more easily commutated to the commutation circuits 3-1 to 3-n from the switching unit 2.
As described above, the direct-current circuit breaker according to the sixth embodiment includes a plurality of commutation circuits, each including a series circuit that includes a reactor and an interrupting unit, and is configured by connecting the commutation circuits in parallel such that each of the commutation circuits corresponds to the switching unit and a corresponding one of the interrupting units. Accordingly, the fault current is commutated to a plurality of the commutation circuits from the switching unit and thus the fault current can be more easily commutated to the commutation circuit from the switching unit.
Moreover, current interruption is performed sequentially starting from the interrupting unit that is connected in series with the least number of reactors. Accordingly the fault-current instantaneous value at the current interruption time at which current is interrupted by each interrupting unit can be suppressed to a low value; therefore, the current interruption burden of each interrupting unit can be reduced.
In the sixth embodiment described above, an explanation is given of a configuration example in which a plurality of the commutation circuits, each including a series circuit that includes a reactor and an interrupting unit, explained in the first embodiment are included; however, the configuration in the sixth embodiment can be applied to the configurations in the second to fifth embodiments and it is obvious that the same effect as those in the above embodiments can be obtained.
Moreover, the configurations illustrated in the above embodiments are examples of the configuration of the present invention and it is obvious that the configurations can be combined with other publicly known technologies and the configurations can be changed, for example, by omitting a part thereof without departing from the scope of the present invention.
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/JP2012/061531 | 5/1/2012 | WO | 00 | 9/5/2014 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2013/164875 | 11/7/2013 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
3925707 | Bhate et al. | Dec 1975 | A |
4056836 | Knauer | Nov 1977 | A |
4110806 | Murano | Aug 1978 | A |
4245185 | Mitchell | Jan 1981 | A |
4300181 | Premerlani | Nov 1981 | A |
4578730 | Tokuyama | Mar 1986 | A |
4631621 | Howell | Dec 1986 | A |
4740858 | Yamaguchi | Apr 1988 | A |
5083232 | Bergsjo | Jan 1992 | A |
5402297 | Ouchi | Mar 1995 | A |
5452170 | Ohde et al. | Sep 1995 | A |
8654486 | Amato | Feb 2014 | B2 |
20080043382 | Lee et al. | Feb 2008 | A1 |
20150043120 | Tahata | Feb 2015 | A1 |
Number | Date | Country |
---|---|---|
0411663 | Jun 1991 | EP |
54-140177 | Oct 1979 | JP |
57-015531 | Jan 1982 | JP |
58-34525 | Mar 1983 | JP |
58-57229 | Apr 1983 | JP |
61-13517 | Jan 1986 | JP |
62-7738 | Jan 1987 | JP |
5-234471 | Sep 1993 | JP |
5-266768 | Oct 1993 | JP |
6-104112 | Apr 1994 | JP |
6-290940 | Oct 1994 | JP |
7-282691 | Oct 1995 | JP |
9-231877 | Sep 1997 | JP |
11-120871 | Apr 1999 | JP |
2000-048686 | Feb 2000 | JP |
2001-176363 | Jun 2001 | JP |
2004-014239 | Jan 2004 | JP |
2005-222705 | Aug 2005 | JP |
2010-238391 | Oct 2010 | JP |
Entry |
---|
International Search Report (PCT/ISA/210) mailed on Jul. 10, 2012, by the Japanese Patent Office as the International Searching Authority for International Application No. PCT/JP2012/061531. |
Written Opinion (PCT/ISA/237) mailed on Jul. 10, 2012, by the Japanese Patent Office as the International Searching Authority for International Application No. PCT/JP2012/061531. |
Notice of Rejection issued on Nov. 20, 2012 in corresponding JP Application No. 2012-542288, with English translation. |
Extended European Search Report issued in European Patent Application No. 12875886.9, mailed Jan. 20, 2016 (7 pages). |
Number | Date | Country | |
---|---|---|---|
20150043120 A1 | Feb 2015 | US |