Display apparatus and driving circuit of display panel

Abstract

A display apparatus and a driving circuit of a display panel, in which even when an anode line driving circuit is made of a plurality of IC chips, light emission luminance values on the display panel can be uniformed. The display apparatus is made of a plurality of driving circuits having a plurality of light-emission drive current sources each for generating a light-emission drive current to allow a light emitting element of the display panel to emit the light and supplying the light-emission drive current to first electrode lines of the display panel. At least one of the driving circuits is provided with a drive current control circuit for adjusting a current amount of the light-emission drive current to be generated by the driving circuit on the basis of the light-emission drive current generated from the other driving circuit.

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to a display apparatus using a display panel comprising spontaneous light emitting devices such as organic electroluminescence devices or the like and relates to a driving circuit for the display apparatus.

2. Description of Related Art

An organic electroluminescence (hereinafter, abbreviated to “EL”) device is known as a spontaneous light emitting element for realizing a thin display apparatus of a low electric power consumption.

FIG. 1 is a diagram schematically showing the structure of the EL element.

As shown in FIG. 1 , the EL element is made in a manner that an organic functional layer 102 of at least one layer comprising an electron transport layer, a light emitting layer, a hole transport layer, and the like and a metal electrode 103 are laminated over a transparent substrate 100 made of a glass plate or the like on which a transparent electrode 101 has been formed.

FIG. 2 is an equivalent circuit diagram electrically showing characteristics of the EL element.

As shown in FIG. 2 , the EL element can be represented by a capacitive component C and a component E of diode characteristics which is coupled in parallel with the capacitive component.

When a direct current is applied across the transparent electrode 101 and the metal electrode 103 by applying a plus voltage to an anode of the transparent electrode 101 and applying a minus voltage to a cathode of the metal electrode 103 , charges are accumulated in the capacitive component C. When the applied voltage exceeds a barrier voltage or a light emission threshold voltage that is peculiar to the EL element, a current starts flowing from the electrode (on the anode side of the diode component E) into the organic functional layer serving as a light emitting layer, so that the organic functional layer 102 emits light at intensity which is proportional to the current.

FIG. 3 is a diagram schematically showing the structure of an EL display apparatus for displaying an image by using an EL display panel formed by arranging a plurality of EL elements in a matrix shape.

In FIG. 3 , cathode lines (metal electrodes) B 1 to B n serving as the first to nth display lines and m anode lines (transparent electrodes) A 1 to A m arranged so as to cross the cathode lines B 1 to B n are formed on an ELDP 10 as an EL display panel. EL elements E 11 to E nm having the structure as mentioned above are formed at the cross points of the cathode lines B 1 to B n and anode lines A 1 to A m , respectively. Each of the EL elements E 11 to E nm corresponds to one pixel of an ELDP 10 .

A light emission control circuit 1 converts supplied image data of one picture plane (n rows, m columns) into pixel data groups D 11 to D nm corresponding to the respective pixels of the ELDP 10 , namely, the EL elements E 11 to E nm and sequentially supplies those data every row to an anode line driving circuit 2 as shown in FIG. 4 .

For example, the pixel data D 11 to D 1m correspond to m data bits for designating whether each of the EL elements E 11 to E 1m belonging to the first display line of the ELDP 10 is allowed to execute the light emission or not. When each data bit is at the logic level “1”, it indicates “light emission”. When each data bit is at the logic level “0”, it indicates “non-light emission”.

The light emission control circuit 1 supplies a scanning line selection control signal for sequentially scanning each of the first to nth display lines of the ELDP 10 to a cathode line scanning circuit 3 synchronously with supplying timings of the pixel data of one row as shown in FIG. 4 .

The anode line driving circuit 2 first extracts all of the data bits at the logic level “1” designating “light emission” from the m data bits in the pixel data groups. The anode line driving circuit 2 subsequently selects all of the anode lines belonging to the “column” corresponding to each of the extracted data bits from the anode lines A 1 to A m , connects a constant current source only to the selected anode lines, and supplies a predetermined pixel drive current i.

The cathode line scanning circuit 3 alternatively selects the cathode line corresponding to the display line shown by the scanning line selection control signal from the cathode lines B 1 to B n , sets the selected cathode line to a ground potential, and applies a predetermined high potential V cc to each of the other cathode lines. The high potential V cc is set to almost the same value as that of the voltage across the EL element (voltage which is determined on the basis of a charge amount into the parasitic capacitor C) at the time when the EL element emits the light at a desired luminance.

The anode line driving circuit 2 allows the light-emission drive current to flow between the “column” to which the constant current source is connected and the display line set to the ground potential by the cathode line scanning circuit 3 . The EL element formed so as to cross the display line and the “column” emits the light in accordance with the light-emission drive current. Since no current flows between the display line set to the high potential V cc by the cathode line scanning circuit 3 and the “column” to which the constant current source is connected, the EL element arranged to cross the display line and the “column” is maintained in the “non-light emission” state.

When the operation as mentioned above is executed on the basis of the pixel data groups D 11 to D 1m , D 21 to D 2m , . . . , and D n1 to D nm , a light emission pattern of one field according to the supplied image data, namely, an image is displayed on the screen of the ELDP 10 .

In recent years, to realize a large screen size of the display panel, it is necessary to increase the number of display lines, namely, the number of cathode lines B and increase the number of anode lines A, thereby realizing a highly fine screen. Since a circuit scale of each of the anode line driving circuit 2 and cathode line scanning circuit 3 also enlarges due to an increase in number of anode lines A and number of cathode lines B, therefore, there is a fear of deterioration of the yield in association with an increase in chip area when both of those circuits 2 and 3 are formed in one IC. To avoid it, there is an idea of constructing each of the anode line driving circuit 2 and cathode line scanning circuit 3 by a plurality of IC chips.

If the anode line driving circuit 2 is made of a plurality of IC chips, there however can be a case that the current amounts of light-emission drive currents to be supplied to the anode lines differ among the IC chips due to a variation occurred in the manufacturing process, or the like. Consequently, there is a problem that regions of difference luminance values are formed on the screen of the ELDP 10 due to the difference of the light-emission drive currents.

OBJECTS AND SUMMARY OF THE INVENTION

The invention has been made to solve the problems and it is an object of the invention to provide a display apparatus and a driving circuit of a display panel, in which even when an anode line driving circuit is made of a plurality of IC chips, light emission luminance values on the display panel can be uniformed.

According to the invention, there is provided a display apparatus comprising: a display panel made by forming a light emitting element as one pixel in each cross portion of a plurality of first electrode lines and a plurality of second electrode lines arranged so as to cross each of the first electrode lines; and a driving unit for performing light-emission driving of the display panel, wherein the driving unit is made of a plurality of driving circuits having a plurality of light-emission drive current sources each for generating a light-emission drive current to allow the light emitting device to emit the light and supplying the light-emission drive current to the first electrode line, and at least one of the plurality of driving circuits is provided with a drive current control circuit for adjusting a current amount of the light-emission drive current to be generated by the one driving circuit based on the light-emission drive current generated by the other driving circuit.

According to the invention, there is provided a driving circuit of a display panel, for performing light-emission driving of the display panel made by forming a light emitting device serving as one pixel in each cross portion of a plurality of first electrode lines and a plurality of second electrode lines arranged so as to cross each of the first electrode lines, wherein the driving circuit comprises: a light-emission drive current source for generating a light-emission drive current to allow the light emitting device to emit the light and supplying the light-emission drive current to a partial electrode group in each of the first electrode lines; a drive current control circuit for adjusting a current amount of the light-emission drive current on the basis of an input control current; and a control current output circuit for generating a control current of the same current amount as that of the light-emission drive current and supplying the control current.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross-sectional view of an organic electroluminescence device;

FIG. 2 is a diagram showing an equivalent circuit of the organic electroluminescence device;

FIG. 3 is a diagram schematically showing the structure of an EL display apparatus;

FIG. 4 is a diagram showing supplying timings of pixel data and a scanning line selection control signal by a light emission control circuit 1 ;

FIG. 5 is a diagram schematically showing the structure of an EL display apparatus according to the invention;

FIG. 6 is a diagram showing supplying timings of pixel data and a scanning line selection control signal by a light emission control circuit 1 ′;

FIG. 7 is a diagram showing an internal construction of a first anode line driving circuit 21 and a second anode line driving circuit 22 as a driving circuit according to the invention;

FIG. 8 is a diagram schematically showing the structure of an EL display apparatus in another embodiment of the invention;

FIG. 9 is a diagram showing supplying timings of pixel data and a scanning line selection control signal by a light emission control circuit 1 ″;

FIG. 10 is a diagram showing an internal structure of a reference current generating circuit 200 ; and

FIG. 11 is a diagram showing an internal structure of each of anode line driving circuits 201 to 203 in another embodiment of the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

An embodiment of the invention will now be described in detail hereinbelow with reference to the drawings.

FIG. 5 is a diagram showing a schematic construction of an EL display apparatus according to the invention.

In FIG. 5 , cathode lines (metal electrodes) B 1 to B n serving as the first to nth display lines and 2m anode lines (transparent electrodes) A 1 to A 2m arranged so as to cross the cathode lines B 1 to B n are formed on an ELDP 10 ′ as an EL display panel. EL elements E 1,1 to E n,2m having the structure as shown in FIG. 1 are formed in the cross portions of the cathode lines B 1 to B n and anode lines A 1 to A 2m , respectively. Each of the EL elements E 1,1 to E n,2m corresponds to one pixel as an ELDP 10 ′.

A light emission control circuit 1 ′ supplies a scanning line selection control signal for sequentially scanning the first to nth display lines of the ELDP 10 ′ to a cathode line scanning circuit 30 as shown in FIG. 6 .

The cathode line scanning circuit 30 alternatively selects the cathode line corresponding to the display line shown by the scanning line selection control signal from the cathode lines B 1 to B n of the ELDP 10 ′, sets the selected cathode line to a ground potential, and applies the predetermined high potential V cc to each of the other cathode lines.

The light emission control circuit 1 ′ converts supplied image data of one picture plane (n rows, 2m columns) into the pixel data D 1,1 to D n,2m corresponding to the respective pixels of the ELDP 10 ′, namely, the EL elements E 1,1 to E n,2m and divides the pixel data into the pixel data belonging to the first to mth columns and the pixel data belonging to the (m+1)th to 2mth columns. At this time, each of the pixel data D 1,1 to D 1,m , D 2,1 to D 2,m , D 3,1 to D 3,m , . . . , and D n,1 to D n,m obtained by grouping the pixel data belonging to the first to mth columns every display line is sequentially supplied to a first anode line driving circuit 21 as first drive data GA 1−m as shown in FIG. 6 . At the same time, the light emission control circuit 1 ′ sequentially supplies each of the pixel data D 1,m+1 to D 1,2m , D 2,m+1 to D 2,2m , D 3,m+1 to D 3,2m , . . . , and D n,m+1 to D n,2m obtained by grouping the pixel data belonging to the (m+1)th to 2mth columns every display line to a second anode line driving circuit 22 as second drive data GB 1−m as shown in FIG. 6 . As shown in FIG. 6 , the first drive data GA 1−m and second drive data GB 1−m are sequentially supplied to the first anode line driving circuit 21 and second anode line driving circuit 22 synchronously with the scanning line selection control signal. The first drive data group GA 1−m corresponds to m data bits for designating whether each of the m EL elements belonging to each of the first to mth columns of each display line of the ELDP 10 ′ is allowed to execute the light emission or not. The second drive data group GB 1−m corresponds to m data bits for designating whether each of the m EL elements belonging to each of the (m+1)th to 2mth columns of each display line of the ELDP 10 ′ is allowed to execute the light emission or not. For example, when each data bit is at the logic level “1”, the light emission is executed. When each data bit is at the logic level “0”, the light emission is not executed.

FIG. 7 is a diagram showing an internal construction of each of the first anode line driving circuit 21 and second anode line driving circuit 22 as a driving circuit according to the invention. Each of the first anode line driving circuit 21 and second anode line driving circuit 22 is formed in two different IC chips.

In FIG. 7 , the first anode line driving circuit 21 comprises: a reference current control circuit RC; a control current output circuit CO; a switch block SB; and transistors Q 1 to Q m serving as m current driving sources and resistors R 1 to R m .

A predetermined voltage V BE is connected to an emitter of a transistor Q b in the reference current control circuit RC via a resistor R r . A collector of a transistor Q a is connected to a base and a collector of the transistor Q b . A predetermined referential potential V REF and an emitter potential of the transistor Q a are applied to an operational amplifier OP. An output potential of the operational amplifier Op is applied to a base of the transistor Q a . An emitter of the transistor Q a is connected to the ground potential via a resistor R P . By the above construction, a reference current I REF (=V REF /R P ) flows between the collector and emitter of the transistor Q a .

The pixel driving potential V BE is applied to an emitter of each of the transistors Q 1 to Q m via each of the resistors R 1 to R m . The base of the transistor Q b is further connected to a base of each of the transistors Q 1 to Q m . In this instance, resistance values of the resistors R r and R 1 to R m are equal and, further, the transistors Q 1 to Q m , Q a , and Q b have the same characteristics. The reference current control circuit RC and the transistors Q 1 to Q m , therefore, construct a current mirror circuit and the light-emission drive current i having the same current value as that of the reference current I REF flows between the emitter and collector of each of the transistors Q 1 to Q m and is generated.

The switch block SB has m switching devices S 1 to S m for deriving the light-emission drive current i generated from each of the transistors Q 1 to Q m to each of output terminals X 1 to X m . In this instance, in the switch block SB of the first anode line driving circuit 21 , each of the switching devices S 1 to S m is independently on/off controlled in accordance with the logic level of each of the first drive data GA 1 to GA m supplied from the light emission control circuit 1 ′. For example, when the first drive data GA 1 is at the logic level “0”, the switching device S 1 is turned off. When the first drive data GA 1 is at the logic level “1”, the switching device S 1 is turned on, thereby allowing the light-emission drive current i generated from the transistor Q 1 to be supplied to the output terminal X 1 . When the first drive data GA m is at the logic level “0”, the switching device S m is turned off. When the first drive data GA m is at the logic level “1”, the switching device S m is turned on, thereby allowing the light-emission drive current i generated from the transistor Q m to be supplied to the output terminal X m . As mentioned above, the light-emission drive current i generated from each of the transistors Q 1 to Q m is supplied to each of the anode lines A 1 to A m of the ELDP 10 ′ via each of the output terminals X 1 to X m as shown in FIG. 5 .

The pixel driving potential V BE is applied to an emitter of a transistor Q 0 in the control current output circuit CO via a resistor R 0 . The base of the transistor Q b in the reference current control circuit RC is connected to a base of the transistor Q 0 . In this instance, a resistance value of the resistor R 0 is the same as that of the resistor R r in the reference current control circuit RC. Further, the transistor Q 0 has the same characteristics as those of each of the transistors Q a and Q b in the reference current control circuit RC. The transistor Q 0 in the control current output circuit CO and the reference current control circuit RC, therefore, construct a current mirror circuit and the current having the same current value as that of the reference current I REF flows between the emitter and collector of the transistor Q 0 . The control current output circuit CO sets this current to a control current ic and supplies it to an input terminal I in of the second anode line driving circuit 22 via an output terminal I out . That is, the same current as the light-emission drive current i which is supplied by the first anode line driving circuit 21 to each of the anode lines A 1 to A m of the ELDP 10 ′ is supplied as a control current ic to the second anode line driving circuit 22 .

The second anode line driving circuit 22 comprises: a drive current control circuit CC; the switch block SB; and the transistors Q 1 to Q m serving as m current driving sources and resistors R 1 to R m .

A collector and a base of a transistor Q c in the drive current control circuit CC are connected to the input terminal I in and an emitter is connected to the ground potential via a resistor R Q1 . The control current ic generated from the first anode line driving circuit 21 , therefore, flows between the collector and emitter of the transistor Q c via the input terminal I in . The pixel driving potential V BE is applied to an emitter of a transistor Q e in the drive current control circuit CC via a resistor R S . A collector of a transistor Q d is connected to a base and a collector of the transistor Q e . A base of the transistor Q d is connected to each of the collector and base of the transistor Q c , respectively. An emitter of the transistor Q d is connected to the ground potential via a resistor R Q2 , thereby forming a current mirror circuit. A current the same as the control current ic supplied from the first anode line driving circuit 21 flows between the collector and emitter of the transistor Q d .

The accuracy of the current mirror circuit can be increased by inserting a resistor across the terminals I out and I in so that the electric potential between the emitter and the collector of the transistors Q 0 equals the electric potential between the emitter and the corrector of each of the transistors Q 1 to Q m .

The pixel driving potential V BE is applied to an emitter of each of the transistors Q 1 to Q m in the second anode line driving circuit 22 via each of the resistors R 1 to R m . Further, the base of the transistor Q e is connected to the base of each of the transistors Q 1 to Q m The drive current control circuit CC and the transistors Q 1 to Q m , therefore, construct a current mirror circuit and the light-emission drive current i having the same current amount as that of the control current ic supplied from the first anode line driving circuit 21 flows between the emitter and collector of each of the transistors Q 1 to Q m and generated. That is, the drive current control circuit CC adjusts the light-emission drive current i that is generated from each of the transistors Q 1 to Q m of the second anode line driving circuit 22 so as to have the same current amount as that of the light-emission drive current generated from the first anode line driving circuit 21 .

The switch block SB has m switching devices S 1 to S m for deriving the light-emission drive current i generated from each of the transistors Q 1 to Q m to each of output terminals X 1 to X m . In this instance, in the switch block SB of the second anode line driving circuit 22 , each of the switching devices S 1 to S m is independently on/off controlled in accordance with the logic level of each of the second drive data GB 1 to GB m supplied from the light emission control circuit 1 ′. For example, when the second drive data GB 1 is at the logic level “0”, the switching device S 1 is turned off. When the second drive data GB 1 is at the logic level “1”, the switching device S 1 is turned on, thereby allowing the light-emission drive current i supplied from the transistor Q 1 to be supplied to the output terminal X 1 . When the second drive data GB m is at the logic level “0”, the switching device S m is turned off. When the second drive data GB m is at the logic level “1”, the switching device S m is turned on, thereby allowing the light-emission drive current i generated from the transistor Q m to be supplied to the output terminal X m . As mentioned above, the light-emission drive current i generated from each of the transistors Q 1 to Q m of the second anode line driving circuit 22 is supplied to each of the anode lines A m+1 to A 2m of the ELDP 10 ′ via each of the output terminals X 1 to X m as shown in FIG. 5 .

As mentioned above, the invention has such a construction that besides the current sources (transistors Q 1 to Q m ) for generating the light-emission drive current, the drive current control circuit CC for maintaining the light-emission drive current to the current amount according to the supplied control current and the control current output circuit CO for generating the light-emission drive current itself as a control current are provided in the anode line driving circuits. When the anode lines of the display panel are shared and driven by a plurality of anode line driving circuits formed in the individual IC chips, the second anode line driving circuit controls the current amount of the light-emission drive current to be generated on the basis of the light-emission drive current which was actually generated by the first anode line driving circuit. Even if there is a variation of the characteristics between the IC chips (as anode line driving circuits), therefore, since the current amounts of the light-emission drive currents which are generated from those anode line driving circuits are almost equal, the uniform light emission luminance can be obtained on the display panel.

In the embodiment, although the anode lines A 1 to A 2m of the ELDP 10 ′ are driven by the two anode line driving circuits (the first anode line driving circuit 21 and second anode line driving circuit 22 ), they can be also driven by a plurality of (three or more) anode line driving circuits.

FIG. 8 is a diagram showing another example of the structure of the EL display apparatus according to the invention designed in consideration of the above points.

In FIG. 8 , cathode lines (metal electrodes) B 1 to B n serving as the first to nth display lines and 3m anode lines (transparent electrodes) A 1 to A 3m arranged so as to cross the cathode lines B 1 to B n are formed on an ELDP 10 ″ as an EL display panel. EL elements E 1,1 to E n,3m having the structure as shown in FIG. 1 are formed in the cross portions of the cathode lines B 1 to B n and anode lines A 1 to A 3m , respectively. Each of the EL elements E 1,1 to E n,3m corresponds to one pixel of an ELDP 10 ″.

As shown in FIG. 9 , a light emission control circuit 1 ″ supplies a scanning line selection control signal for sequentially scanning each of the first to nth display lines of the ELDP 10 ″ to the cathode line scanning circuit 30 .

The cathode line scanning circuit 30 alternatively selects the cathode line corresponding to the display line shown by the scanning line selection control signal from the cathode lines B 1 to B n of the ELDP 10 ″, sets the selected cathode line to a ground potential, and applies the predetermined high potential V cc to each of the other cathode lines.

The light emission control circuit 1 ″ converts supplied image data of one picture plane (n rows, 3m columns) into the pixel data D 1,1 to D n,3m corresponding to the respective pixels of the ELDP 10 ″, namely, the EL elements E 1,1 to E n,3m and divides the pixel data into the pixel data belonging to the first to mth columns, the pixel data belonging to the (m+1)th to 2mth columns, and the pixel data belonging to the (2m+1)th to 3mth columns, respectively. At this time, each of the pixel data D 1,1 to D 1m , D 2,1 to D 2,m , D 3,1 to D 3,m , . . . , and D n,1 to D n,m obtained by grouping the pixel data belonging to the first to mth columns every display line is sequentially supplied to an anode line driving circuit 201 as first drive data GA 1−m as shown in FIG. 9 . Further, the light emission control circuit 1 ″ sequentially supplies each of the pixel data D 1,m+1 to D 1,2m , D 2,m+1 to D 2,2m , D 3,m+1 to D 3,2m , . . . , and D n,m+1 to D n,2m obtained by grouping the pixel data belonging to the (m+1)th to 2mth columns every display line to an anode line driving circuit 202 as second drive data GB 1−m , as shown in FIG. 9 . Moreover, the light emission control circuit 1 ″ sequentially supplies each of the pixel data D 1,2m+1 to D 1,3m , D 2,2m+1 to D 2,3m , D 3,2m+1 to D 3,3m , . . . , and D n,2m+1 to D n,3m obtained by grouping the pixel data belonging to the (2m+1)th to 3mth columns every display line to an anode line driving circuit 203 as third drive data GC 1−m , as shown in FIG. 9 . The first drive data GA 1−m , second drive data GB 1−m , and third drive data GC 1−m , are sequentially supplied to the anode line driving circuits 201 to 203 synchronously with the scanning line selection control signal as shown in FIG. 9 . The first drive data group GA 1−m corresponds to m data bits for designating whether each of the m EL elements belonging to each of the first to mth columns of each display line of the ELDP 10 ″ is allowed to execute the light emission or not. The second drive data group GB 1−m corresponds to m data bits for designating whether each of the m EL elements belonging to each of the (m+1)th to 2mth columns of each display line of the ELDP 10 ″ is allowed to execute the light emission or not. Further, the third drive data group GC 1−m corresponds to m data bits for designating whether each of the m EL elements belonging to each of the (2m+1)th to 3mth columns of each display line of the ELDP 10 ″ is allowed to execute the light emission or not. For example, when each data bit is at the logic level “1”, the light emission is executed. When each data bit is at the logic level “0”, the light emission is not executed.

A reference current generating circuit 200 generates the reference current I REF serving as a reference of the light-emission drive current to be supplied to each of the anode lines A 1 to A 3m of the ELDP 10 ″ by each of the anode line driving circuits 201 to 203 and supplies it to the input terminal I in of the anode line driving circuit 201 .

FIG. 10 is a diagram showing an internal construction of the reference current generating circuit 200 .

As shown in FIG. 10 , the reference current generating circuit 200 is made of the reference current control circuit RC and control current output circuit CO included in the first anode line driving circuit 21 shown in FIG. 7 . That is, the reference current I REF that is determined based on the reference potential V REF and resistor R P is generated by the current mirror circuit comprising the reference current control circuit RC and control current output circuit CO, and the generated reference current I REF is supplied to the input terminal I in of the anode line driving circuit 201 .

The anode line driving circuits 201 to 203 have the same internal construction and its internal construction is shown in FIG. 11 .

As shown in FIG. 11 , each of the anode line driving circuits 201 to 203 comprises the drive current control circuit CC, control current output circuit CO, switch block SB, and transistors Q 1 to Q m serving as m current driving sources and resistors R 1 to R m .

The drive current control circuit CC is the same as that installed in the second anode line driving circuit 22 in FIG. 7 . The control current output circuit CO is the same as that installed in the first anode line driving circuit 21 in FIG. 7 . Further, a construction comprising the switch block SB and transistors Q 1 to Q m and resistors R 1 to R m is also the same as that shown in FIG. 7 .

In brief, the anode line driving circuit as shown in FIG. 11 generates a predetermined current according to the current supplied via the input terminal I in as a light-emission drive current i and generates the current having the same current amount as that of the generated light-emission drive current i as a control current ic from the output terminal I out .

The anode line driving circuit 201 , therefore, generates m light-emission drive current i each having the same current amount as that of the reference current I REF supplied via the input terminal I in and supplies them to the anode lines A 1 to A m of the ELDP 10 ″ in accordance with the first drive data GA 1−m , respectively. Further, the anode line driving circuit 201 generates the control current ic having the same current amount as that of the light-emission drive current i and supplies it as a control current ic 1 to the input terminal I in of the anode line driving circuit 202 via the output terminal I out . The anode line driving circuit 202 generates m light-emission drive current i each having the same current amount as that of the control current ic 1 supplied from the input terminal I in and supplies them to the anode lines A m+1 to A 2m of the ELDP 10 ″ in accordance with the second drive data GB 1−m , respectively. Further, the anode line driving circuit 202 generates the control current ic having the same current amount as that of the light-emission drive current i and supplies it as a control current ic 2 to the input terminal I in of the anode line driving circuit 203 via the output terminal I out . The anode line driving circuit 203 generates the m light-emission drive current i each having the same current amount as that of the control current ic 2 supplied from the input terminal I in and supplies them to the anode lines A 2m+1 to A 3m of the ELDP 10 ″ in accordance with the third drive data GC 1−m , respectively.

Although the embodiment has been described by using bipolar type transistors as transistors Q 1 to Q m serving as m light-emission drive current sources, they can be realized by MOS (Metal Oxide Semiconductor) transistors.

As mentioned above, according to the invention, when the anode lines of the display panel are shared and driven by a plurality of anode line driving circuits formed in the individual IC chips, the second anode line driving circuit controls the current amount of the light-emission drive current to be generated on the basis of the light-emission drive current actually generated from the first anode line driving circuit.

Even if there is a variation of the characteristics between the IC chips (as anode line driving circuits), therefore, since the current amounts of the light-emission drive currents which are generated from the IC chips are almost equal, the uniform light emission luminance can be obtained on the display panel.

Claims

1. A display apparatus comprising:a display panel made by forming a light emitting device serving as one pixel in each cross portion of a plurality of first electrode lines and a plurality of second electrode lines arranged so as to cross each of said first electrode lines; and a driving unit for light emission driving said display panel, wherein said driving unit is made of a plurality of driving circuits having a plurality of driving transistors each for generating a light-emission drive current to allow said light emitting device to emit light and supplying said light-emission drive current to said first electrode line, at least one of said plurality of driving circuits is further provided with a reference current supplying transistor which generates a light-emission drive current to allow said light emitting device to emit light and supplies said light-emission drive current as a reference current, a first control transistor having a base terminal connected to base terminals respectively of said driving transistor and said reference current supplying transistor, and means for driving said first control transistor so that a current corresponding to a predetermined reference voltage flows through said first control transistor, and another one of said plurality of driving circuits is further provided with a second control transistor having a base terminal connected to the base terminal of said driving transistor, and means for receiving said reference current and for driving said second control transistor so that a current corresponding to said reference current flows through said second control transistor.

2. An apparatus according to claim 1, further comprising a scanning circuit for sequentially applying a ground potential to each of said second electrode lines and applying a predetermined high potential to all of the other second electrode lines to which said ground potential is not applied.

3. An apparatus according to claim 1, wherein each of said light emitting devices is an organic electroluminescence device.

4. An apparatus according to claim 1, wherein each of said driving circuits is formed in each of a plurality of IC chips, respectively.

5. An apparatus according to claim 1, wherein each of said driving circuits is respectively included in a single IC chip.

6. A driving circuit for performing light-emission driving of a display panel made by forming a light emitting element serving as one pixel in each of crossing portions of a plurality of first electrode lines and a plurality of a second electrode lines arranged to cross each of said first electrode lines, said driving circuit comprising:a plurality of IC chips each having a drive transistor formed therein which generates a light-emission drive current to allow said light emitting device to emit a light and supplies said light-emission drive current to each of said first electrode lines, wherein at least one of said plurality of IC chips is further provided with a reference current supplying transistor which generates a light-emission drive current to allow said light emitting device to emit light and supplies said light-emission drive current as a reference current, a first control transistor having a base terminal connected to base terminals respectively of said driving transistor and said reference current supplying transistor, and means for driving said first control transistor so that a current corresponding to a predetermined reference voltage flows through said first control transistor, and another one of said plurality of IC chips is further provided with a second control transistor having a base terminal connected to the base terminal of said driving transistor, and means for receiving said reference current and for driving said second control transistor so that a current corresponding to said reference current flows through said second control transistor.

7. A display apparatus comprising:a display panel made by forming a light emitting element serving as one pixel in each of crossing portions of a plurality of first electrode lines and a plurality of second electrode lines arranged to cross each of said first electrode lines; and a driving unit for light emission driving said display panel, wherein said driving unit is made of a plurality of driving circuits each having a driving transistor which generates a light-emission drive current to allow said light emitting device to emit a light and supplies said light-emission drive current to said first electrode lines, and a first reference current generating circuit which generates a current corresponding to a predetermined reference voltage and supplies the generated current as a first reference current, wherein each of said driving circuits is further provided with a reference current supplying transistor which generates a light-emission drive current to allow said light emitting device to emit light and supplies said light-emission drive current as a reference current, a control transistor having a base terminal connected to base terminals respectively of said driving transistor and said reference current supplying transistor, and means for driving said control transistor so that a current corresponding to said first reference current from said first reference current generating circuit or a reference current from another driving circuit flows through said control transistor.