The invention relates to a display apparatus comprising a cathode ray tube (CRT).
In such an apparatus, stray emission may take place once the apparatus is switched off (or to standby) due to high voltages lingering in the CRT. This problem is conventionally addressed by reducing the voltages in the CRT when the apparatus is turned off. Various solutions are described in the patent application published as EP 0 810 785.
According to another solution, disclosed in the patent application published as JP 62-92 584, the black level adjustement voltage for a luminance signal sent to the CRT rises when the conventional B+ voltage falls.
The goal of the invention is to improve the reduction of stray emission by discharging the cathode thanks to a new solution which can be used in addition to the preceding ones.
According to this new solution, a display apparatus comprises a cathode ray tube, a first circuit providing a high voltage to the cathode, a second circuit receiving a gross signal on a source input and providing on at least an output at least a luminance signal controlling an electron stream of the cathode ray tube, and means for simulating absence of gross signal when the apparatus switches from on to off.
According to preferred embodiments,
According to this solution, a display apparatus is provided, which comprises a cathode ray tube, a first circuit providing a high voltage to the cathode and a second circuit receiving a gross signal on a source input and providing on at least an output at least a luminance signal controlling an electron stream of the cathode ray tube, the second circuit comprising a comparator having an input connected to said source input and generating an error signal according to a difference between said comparator input and a reference signal, and controlled amplifying means for amplifying the gross signal into the luminance signal according to the error signal, wherein the comparator input is connected to ground through a switch controlled by a signal generated from a microprocessor when the apparatus switches from on to off.
The display apparatus is for instance a television receiver.
The invention will now be explained in the light of the attached drawings and more specifically:
As schematically shown in
On colour television receivers (usually called CTV), three circuits similar to the second circuit 2 are provided respectively for red, green and blue parts of the image. The description below will only mention one circuit 2 but it should be understood that the invention can apply to any of the three circuit 2, and possibly to several at the same time.
The second circuit 2 processes the gross signal Y′ from a video source, e.g. a tuner or a VCR, into the luminance signal Y. The second circuit 2 notably provides a brightness setting as follows.
During the horizontal blanking interval, reference signals (usually 2 reference signals) are transmitted to adjust the pedestal level and the brightness so that the luminance of the following horizontal line is displayed with the correct intensity.
Therefore the second circuit 2 includes a comparator 20 comparing the gross signal Y′ (on a comparator input 42) to a reference signal V0 during horizontal blanking intervals. If the gross signal Y′ is not strong enough (that is the references transmitted during the horizontal blanking interval reveal a low signal), then the comparator generates an error signal E proportional to the need of amplifying the gross signal Y′ to obtain the luminance signal Y. An amplifier 22 controlled by the error signal E amplifies the gross signal Y′ into the luminance signal Y accordingly.
When the television receiver is switched off, a signal SH is sent by a microprocessor 11 of the receiver for contacting a switch K connected between the comparator input and the ground. The comparator input is then connected to the ground, thus simulating an absence of gross signal Y′. As a consequence, there is a boost in the error signal E, thus in the amplification by amplifier 22 and in the end in the luminance signal Y.
This boost in the luminance signal Y discharges the cathode of the CRT 3 whereto no more energy is supplied.
A practical way to implement this embodiment is described thereafter in relation to FIG. 2 and FIG. 3.
A video processor IC 5 is used for video signal processing. In the example, the video processor IC 5 is a TA1268N from Toshiba. The video IC 5 includes brightness setting means as described above, including notably a comparator whose input is represented under reference 42 (corresponding to pin 42 of TA1268N).
A resistor R (75 kΩ) and a capacitor C (1 μF) are connected in series (RC-circuit) and are interposed between the comparator input 42 and the ground. This RC-circuit provides averaging of the gross signal in order to obtain the signal to be compared to the reference signal for brightness setting purposes.
In parallel to the RC circuit, the comparator input 42 is connected to the ground through the emitter-transmitter path of a transistor K. The base of the transistor K is connected through a voltage divider 6 to a wire 7 providing the SH signal from the microprocessor of the receiver when the receiver is switched from on to off (or standby).
A detailed view of the part of the video processor IC 5 related to the invention is represented on FIG. 3. The video IC 5 includes a black stretching element 23, a brightness setting circuit 8 and a pedestal clamping circuit 9.
The clamping circuit 9 comprises a comparator 24 comparing the pedestal level of the gross signal Y′ during the horizontal blanking time dedicated to the pedestal reference (that is when clamping switch 25 is closed) with a reference voltage V0. The gross signal is corrected accordingly thanks to substractor 26.
The brightness setting circuit includes previously described comparator 20 and controlled amplifying means 22. A brightness switch 21 is links the output of comparator 20 (carrying error signal E) to the control pin of amplifying means 22; the brighness switch is closed only during horizontal blanking intervals, where the reference signals are received. An isolation resistor 27 is interposed between the input of comparator 20 and the wire 10 carrying the luminance signal.
This application claims the benefit under 35 U.S.C. § 365 of International Application PCT/EP00/05450, filed Jun. 14, 2000, which claims the benefit of Singapore Patent Application No. 9902050.7, filed Jun. 19, 1999.
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCTEP00/05450 | 6/14/2000 | WO | 00 | 12/19/2001 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO0079789 | 12/28/2000 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
4056758 | Schaas | Nov 1977 | A |
4689684 | Inashima et al. | Aug 1987 | A |
4742392 | Hashimoto | May 1988 | A |
4980756 | Lagoni | Dec 1990 | A |
5339114 | Lagoni et al. | Aug 1994 | A |
5671016 | Suzuki | Sep 1997 | A |
5978041 | Masuda et al. | Nov 1999 | A |
6285143 | Griepentrog | Sep 2001 | B1 |
6541927 | Yamashita | Apr 2003 | B2 |
6614482 | Griepentrog | Sep 2003 | B1 |
Number | Date | Country |
---|---|---|
178 044 | Apr 1986 | EP |
06284307 | Oct 1994 | JP |
08251503 | Sep 1996 | JP |