This application claims the priority benefit of Republic of Korea Patent Application No. 10-2021-0184851, filed on Dec. 22, 2021, in the Korean Intellectual Property Office, which is incorporated herein by reference in its entirety.
The present disclosure relates to electronic devices, and more specifically, to display devices.
As display technology advances, display devices can provide increased functions, such as an image capture function, a sensing function, and the like, as well as an image display function. To provide these functions, a display device may need to include an optical electronic device, such as a camera, a sensor for detecting an image, and the like.
In order to receive light passing through a front surface of a display device, it may be desirable for an optical electronic device to be located in an area of the display device where incident light coming from the front surface can be advantageously received or detected. Thus, in such a display device, an optical electronic device may be located in a front portion of the display device to allow the optical electronic device to be effectively exposed to incident light. In order to install the optical electronic device in such an implementation, an increased bezel of the display device may be designed, or a notch or a hole may be formed in a display area of a display panel of the display device.
Therefore, as a display device needs an optical electronic device to receive or detect incident light, and perform an intended function, a size of the bezel in the front portion of the display device may be increased, or a substantial disadvantage may be encountered in designing the front portion of the display device.
The inventors have developed techniques for providing or placing one or more optical electronic devices in a display device without reducing an area of a display area of a display panel of the display device. Through the development, the inventors have invented a display device including a light transmission structure in which even when an optical electronic device is located under a display area of a display panel, and thus, is not exposed in the front surface of the display device, the optical electronic device can normally and properly receive or detect light.
Accordingly, embodiments of the present disclosure are directed to a display device and manufacturing method thereof that substantially obviate one or more of the problems due to limitations and disadvantages of the related art.
An aspect of the present disclosure is to provide a display device including a display area having an excellent transmittance by designing the display area to include a first optical area including one or more light emitting areas and one or more transmission areas and a normal area located outside of the first optical area.
Another aspect of the present disclosure is to provide a display device including a spacer located on a bank and a second electrode located on the spacer and opened in a first transmission area.
Another aspect of the present disclosure is to provide a method of manufacturing a display device including cutting a portion of a second electrode overlapping a first transmission area by irradiating a sacrificial layer with a laser beam.
Additional features and aspects will be set forth in the description that follows, and in part will be apparent from the description, or may be learned by practice of the inventive concepts provided herein. Other features and aspects of the inventive concepts may be realized and attained by the structure particularly pointed out in the written description, or derivable therefrom, and the claims hereof as well as the appended drawings.
To achieve these and other aspects of the inventive concepts, as embodied and broadly described herein, a display device may comprise a display area, a first electrode, a bank, a spacer, and a second electrode.
The display area may include a first optical area and a normal area located outside of the first optical area. The first optical area may include one or more first transmission areas and one or more light emitting areas.
The first electrode may be located in the first optical area. The bank may be located on the first electrode. The spacer may be located along the boundary of the first transmission area, and located on the bank. The second electrode may be located on the spacer and is opened in the first transmission area.
According to embodiments of the present disclosure, a display device can be provided that by including a spacer located along the boundary of a first transmission area and located on a bank, enables a second electrode to be easily opened in the first transmission area using a sacrificial layer, and thereby, is capable of improving the transmittance of the first transmission area and preventing a decrease in the transmittance due to a residue remaining in the transmission area in the process of forming the opening of the second electrode.
According to aspects of the present disclosure, a method of manufacturing a display device is provided that includes forming a spacer on a substrate, forming a sacrificial layer on the substrate, forming a second electrode on the spacer and the sacrificial layer, and cutting a portion of the second electrode overlapping the first transmission area by irradiating the sacrificial layer with a laser beam.
The effects according to the present disclosure are not limited to the contents exemplified above, and more various effects are included in the present specification.
It is to be understood that both the foregoing general description and the following detailed description of the present disclosure may be examples and explanatory, and may be intended to provide further explanation of the disclosure as claimed.
The accompanying drawings, which are included to provide a further understanding of the disclosure and are incorporated in and constitute a part of the this application, illustrate embodiments of the disclosure and together with the description serve to explain principles of the disclosure. In the drawings:
Throughout the drawings and the detailed description, unless otherwise described, the same drawing reference numerals should be understood to refer to the same elements, features, and structures. The relative size and depiction of these elements may be exaggerated for clarity, illustration, and convenience.
Reference will now be made in detail to embodiments of the present disclosure, examples of which may be illustrated in the accompanying drawings.
In the following description, the structures, embodiments, implementations, methods and operations described herein are not limited to the specific example or examples set forth herein and may be changed as is known in the art, unless otherwise specified. Like reference numerals designate like elements throughout, unless otherwise specified. Names of the respective elements used in the following explanations are selected only for convenience of writing the specification and may thus be different from those used in actual products. Advantages and features of the present disclosure, and implementation methods thereof will be clarified through following example embodiments described with reference to the accompanying drawings. The present disclosure may, however, be embodied in different forms and should not be construed as limited to the example embodiments set forth herein. Rather, these example embodiments are provided so that this disclosure may be sufficiently thorough and complete to assist those skilled in the art to fully understand the scope of the present disclosure. Further, the protected scope of the present disclosure is defined by claims and their equivalents. In the following description, where the detailed description of the relevant known function or configuration may unnecessarily obscure aspects of the present disclosure, a detailed description of such known function or configuration may be omitted. The shapes, sizes, ratios, angles, numbers, and the like, which are illustrated in the drawings to describe various example embodiments of the present disclosure, are merely given by way of example. Therefore, the present disclosure is not limited to the illustrations in the drawings. Where the terms “comprise,” “have,” “include,” “contain,” “constitute,” “make up of,” “formed of,” and the like are used, one or more other elements may be added unless the term, such as “only,” is used. An element described in the singular form is intended to include a plurality of elements, and vice versa, unless the context clearly indicates otherwise.
Although the terms “first,” “second,” A, B, (a), (b), and the like may be used herein to describe various elements, these elements should not be interpreted to be limited by these terms as they are not used to define a particular order or precedence. These terms are used only to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the present disclosure.
For the expression that an element or layer is “connected,” “coupled,” or “adhered” to another element or layer, the element or layer can not only be directly connected, coupled, or adhered to another element or layer, but also be indirectly connected, coupled, or adhered to another element or layer with one or more intervening elements or layers “disposed” or “interposed” between the elements or layers, unless otherwise specified. For the expression that an element or layer “contacts,” “overlaps,” or the like with another element or layer, the element or layer can not only directly contact, overlap, or the like with another element or layer, but also indirectly contact, overlap, or the like with another element or layer with one or more intervening elements or layers “disposed” or “interposed” between the elements or layers, unless otherwise specified.
Where positional relationships are described, for example, where the positional relationship between two parts is described using “on,” “over,” “under,” “above,” “below,” “beside,” “next,” or the like, one or more other parts may be located between the two parts unless a more limiting term, such as “immediate(ly),” “direct(ly),” or “close(ly)” is used. For example, where an element or layer is disposed “on” another element or layer, a third element or layer may be interposed therebetween. Furthermore, the terms “left,” “right,” “top,” “bottom, “downward,” “upward,” “upper,” “lower,” and the like refer to an arbitrary frame of reference.
Where positional relationships are described, for example, where the positional relationship between two parts is described using “on,” “over,” “under,” “above,” “below,” “beside,” “next,” or the like, one or more other parts may be located between the two parts unless a more limiting term, such as “immediate(ly),” “direct(ly),” or “close(ly)” is used. For example, where an element or layer is disposed “on” another element or layer, a third element or layer may be interposed therebetween. Furthermore, the terms “left,” “right,” “top,” “bottom, “downward,” “upward,” “upper,” “lower,” and the like refer to an arbitrary frame of reference. In describing a temporal relationship, when the temporal order is described as, for example, “after,” “subsequent,” “next,” or “before,” a case which is not continuous may be included unless a more limiting term, such as “just,” “immediate(ly),” or “direct(ly),” is used. Further, the term “may” fully encompasses all the meanings of the term “can.”
The term “at least one” should be understood as including any or all combinations of one or more of the associated listed items. For example, the meaning of “at least one of a first element, a second element, and a third element” encompasses the combination of all three listed elements, combinations of any two of the three elements, as well as each individual element, the first element, the second element, and the third element.
The expression of a first element, a second elements “and/or” a third element should be understood as one of the first, second and third elements or as any or all combinations of the first, second and third elements. By way of example, A, B and/or C can refer to only A, only B, or only C; any or some combination of A, B, and C; or all of A, B, and C.
Like reference numerals generally denote like elements throughout the specification.
A size and a thickness of each component illustrated in the drawing are illustrated for convenience of description, and the present disclosure is not limited to the size and the thickness of the component illustrated.
The features of various embodiments of the present disclosure can be partially or entirely adhered to or combined with each other and can be interlocked and operated in technically various ways, and the embodiments can be carried out independently of or in association with each other.
Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which example embodiments belong. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning for example consistent with their meaning in the context of the relevant art and should not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
Hereinafter, with reference to the accompanying drawings, various embodiments of the present disclosure will be described in detail.
Referring to
The display panel PNL may include a display area DA in which an image is displayed and a non-display area NDA in which an image is not displayed.
A plurality of subpixels may be arranged in the display area DA, and several types of signal lines for driving the plurality of subpixels may be arranged therein.
The non-display area NDA may refer to an area outside of the display area DA. Several types of signal lines may be arranged in the non-display area NDA, and several types of driving circuits can be connected thereto. At least a portion of the non-display area NDA may be bent to be invisible from the front of the display panel or may be covered by a case (not shown) of the display panel PNL or the display device 100. The non-display area NDA may be also referred to as a bezel or a bezel area.
Referring to
Light can enter the front surface (viewing surface) of the display panel PNL, pass through the display panel PNL, reach one or more optical electronic devices (11 and/or 12) located under, or in the lower portion of, the display panel PNL (the opposite side of the viewing surface).
The one or more optical electronic devices (11 and/or 12) can receive or detect light transmitting through the display panel PNL and perform a predefined function based on the received light. For example, the one or more optical electronic devices (11 and/or 12) may include one or more of the following: an image capture device such as a camera (an image sensor), and/or the like; or a sensor such as a proximity sensor, an illuminance sensor, and/or the like.
Referring to
Referring to
According to an example of
According to an example of
According to an example of
In some embodiments, an image display structure and a light transmission structure are desirable to be formed in the one or more optical areas (OA1 and/or OA2). For example, since the one or more optical areas (OA1 and/or OA2) are a portion of the display area DA, therefore, subpixels for displaying an image are needed to be disposed in the one or more optical areas (OA1 and/or OA2). Further, to enable light to transmit the one or more optical electronic devices (11 and/or 12), a light transmission structure is needed, and thus is formed in the one or more optical areas (OA1 and/or OA2).
Even though the one or more optical electronic devices (11 and/or 12) are needed to receive or detect light, the one or more optical electronic devices (11 and/or 12) may be located on the back of the display panel PNL (e.g., on an opposite side of a viewing surface). In this embodiment, the one or more optical electronic devices (11 and/or 12) are located, for example, under, or in a lower portion of, the display panel PNL, and is configured to receive light that has transmitted the display panel PNL.
For example, the one or more optical electronic devices (11 and/or 12) are not exposed in the front surface (viewing surface) of the display panel PNL. Accordingly, when a user faces the front surface of the display panel PNL, the one or more optical electronic devices (11 and/or 12) are located so that they are invisible to the user.
In one embodiment, the first optical electronic device 11 may be a camera, and the second optical electronic device 12 may be a sensor such as a proximity sensor, an illuminance sensor, an infrared sensor, and/or the like. For example, the camera may be a camera lens, an image sensor, or a unit including at least one of the camera lens and the image sensor. The sensor may be, for example, an infrared sensor capable of detecting infrared rays.
In another embodiment, the first optical electronic device 11 may be a sensor, and the second optical electronic device 12 may be a camera.
Hereinafter, simply for convenience, discussions that follow will refer to embodiments where the first optical electronic device 11 is a camera, and the second optical electronic device 12 is a sensor. It should be, however, understood that the scope of the present disclosure includes embodiments where the first optical electronic device 11 is the sensor, and the second optical electronic device 12 is the camera. For example, the camera may be a camera lens, an image sensor, or a unit including at least one of the camera lens and the image sensor.
In the example where the first optical electronic device 11 is a camera, this camera may be located on the back of (e.g., under, or in a lower portion of) the display panel PNL, and be a front camera capable of capturing objects or images in a front direction of the display panel PNL. Accordingly, the user can capture an image or object through the camera that is invisible on the viewing surface while looking at the viewing surface of the display panel PNL.
Although the normal area NA and the one or more optical areas (OA1 and/or OA2) included in the display area DA in each of
Accordingly, the one or more optical areas (OA1 and/or OA2) may have a transmittance greater than or equal to a predetermined level, i.e., a relatively high transmittance, and the normal area NA may not have light transmittance or have a transmittance less than the predetermined level i.e., a relatively low transmittance.
For example, the one or more optical areas (OA1 and/or OA2) may have a resolution, a subpixel arrangement structure, the number of subpixels per unit area, an electrode structure, a line structure, an electrode arrangement structure, a line arrangement structure, or/and the like different from that/those of the normal area NA.
In one embodiment, the number of subpixels per unit area in the one or more optical areas (OA1 and/or OA2) may be less than the number of subpixels per unit area in the normal area NA. For example, the resolution of the one or more optical areas (OA1 and/or OA2) may be lower than that of the normal area NA. Here, the number of subpixels per unit area may be a unit for measuring resolution, for example, referred to as pixels (or subpixels) per inch (PPI), which represents the number of pixels (or subpixels) within 1 inch.
In one embodiment, in each of
In each of
Referring to
Hereinafter, for convenience of description, discussions will be provided based on embodiments in which each of the first optical area OA1 and the second optical area OA2 has a circular shape. It should be, however, understood that the scope of the present disclosure includes embodiments where one or both of the first optical area OA1 and the second optical area OA2 have a shape other than a circular shape.
In examples where the display device 100 according to aspects of the present disclosure has a structure in which the first optical electronic device 11 such as a camera, and the like. is located under, or in a lower portion of, the display panel 100 without being exposed to the outside, such a display device 100 according to aspects of the present disclosure may be referred to as a display in which under-display camera (UDC) technology is implemented.
According to these examples, the display device 100 according to aspects of the present disclosure can have an advantage of preventing the size of the display area DA from being reduced because a notch or a camera hole for exposing a camera need not be formed in the display panel PNL.
Since the notch or the camera hole for camera exposure need not be formed in the display panel PNL, the display device 100 can have further advantages of reducing the size of the bezel area, and improving the degree of freedom in design as such limitations to the design are removed.
Although the one or more optical electronic devices (11 and/or 12) are located to be covered on the back of (under, or in the lower portion of) the display panel PNL in the display device 100 according to aspects of the present disclosure, that is, hidden not to be exposed to the outside, the one or more optical electronic devices (11 and/or 12) are needed to be able to receive or detect light for normally performing predefined functionality.
Further, in the display device 100 according to aspects of the present disclosure, although the one or more optical electronic devices (11 and/or 12) are located to be covered on the back of (under, or in the lower portion of) the display panel PNL and located to overlap the display area DA, it is necessary for image display to be normally performed in the one or more optical areas (OA1 and/or OA2) overlapping the one or more optical electronic devices (11 and/or 12) in the area DA.
Referring to
The display driving circuit is a circuit for driving the display panel PNL, and may include a data driving circuit DDC, a gate driving circuit GDC, a display controller DCTR, and other components.
The display panel PNL may include a display area DA in which an image is displayed and a non-display area NDA in which an image is not displayed. The non-display area NDA may be an area outside of the display area DA, and may also be referred to as an edge area or a bezel area. All or a portion of the non-display area NDA may be an area visible from the front surface of the display device 100, or an area that is bent and invisible from the front surface of the display device 100.
The display panel PNL may include a substrate SUB and a plurality of subpixels SP disposed on the substrate SUB. The display panel PNL may further include various types of signal lines to drive the plurality of subpixels SP.
In some embodiments, the display device 100 herein may be a liquid crystal display device, or the like, or a self-emission display device in which light is emitted from the display panel PNL itself. In some embodiments, when the display device 100 is the self-emission display device, each of the plurality of subpixels SP may include a light emitting element.
In one embodiment, the display device 100 according to aspects of the present disclosure may be an organic light emitting display device in which the light emitting element is implemented using an organic light emitting diode (OLED). In another embodiment, the display device 100 according to aspects of the present disclosure may be an inorganic light emitting display device in which the light emitting element is implemented using an inorganic material-based light emitting diode. In further another embodiment, the display device 100 according to aspects of the present disclosure may be a quantum dot display device in which the light emitting element is implemented using quantum dots, which are self-emission semiconductor crystals.
The structure of each of the plurality of subpixels SP may vary according to types of the display devices 100. For example, when the display device 100 is a self-emission display device including self-emission subpixels SP, each subpixel SP may include a self-emission light emitting element, one or more transistors, and one or more capacitors.
The various types of signal lines arranged in the display device 100 may include, for example, a plurality of data lines DL for carrying data signals (which may be referred to as data voltages or image signals), a plurality of gate lines GL for carrying gate signals (which may be referred to as scan signals), and the like.
The plurality of data lines DL and the plurality of gate lines GL may intersect each other. Each of the plurality of data lines DL may extend in a first direction. Each of the plurality of gate lines GL may extend in a second direction.
For example, the first direction may be a column or vertical direction, and the second direction may be a row or horizontal direction. In another example, the first direction may be the row direction, and the second direction may be the column direction.
The data driving circuit DDC is a circuit for driving the plurality of data lines DL, and can supply data signals to the plurality of data lines DL. The gate driving circuit GDC is a circuit for driving the plurality of gate lines GL, and can supply gate signals to the plurality of gate lines GL.
The display controller DCTR may be a device for controlling the data driving circuit DDC and the gate driving circuit GDC, and can control driving timing for the plurality of data lines DL and driving timing for the plurality of gate lines GL.
The display controller DCTR can supply a data driving control signal DCS to the data driving circuit DDC to control the data driving circuit DDC, and supply a gate driving control signal GCS to the gate driving circuit GDC to control the gate driving circuit GDC.
The display controller DCTR can receive input image data from a host system HSYS and supply image data Data to the data driving circuit DDC based on the input image data.
The data driving circuit DDC can supply data signals to the plurality of data lines DL according to driving timing control of the display controller DCTR.
The data driving circuit DDC can receive the digital image data Data from the display controller DCTR, convert the received image data Data into analog data signals, and supply the resulting analog data signals to the plurality of data lines DL.
The gate driving circuit GDC can supply gate signals to the plurality of gate lines GL according to timing control of the display controller DCTR. The gate driving circuit GDC can receive a first gate voltage corresponding to a turn-on level voltage and a second gate voltage corresponding to a turn-off level voltage along with various gate driving control signals GCS, generate gate signals, and supply the generated gate signals to the plurality of gate lines GL.
In some embodiments, the data driving circuit DDC may be connected to the display panel PNL in a tape automated bonding (TAB) type, or connected to a conductive pad such as a bonding pad of the display panel PNL in a chip on glass (COG) type or a chip on panel (COP) type, or connected to the display panel PNL in a chip on film (COF) type.
In some embodiments, the gate driving circuit GDC may be connected to the display panel PNL in the tape automated bonding (TAB) type, or connected to a conductive pad such as a bonding pad of the display panel PNL in the chip on glass (COG) type or the chip on panel (COP) type, or connected to the display panel PNL in the chip on film (COF) type. In another embodiment, the gate driving circuit GDC may be disposed in the non-display area NDA of the display panel PNL in a gate in panel (GIP) type. The gate driving circuit GDC may be disposed on or over the substrate, or connected to the substrate. That is, in the case of the GIP type, the gate driving circuit GDC may be disposed in the non-display area NDA of the substrate. The gate driving circuit GDC may be connected to the substrate in the case of the chip on glass (COG) type, the chip on film (COF) type, or the like.
In some embodiments, at least one of the data driving circuit DDC and the gate driving circuit GDC may be disposed in the display area DA of the display panel PNL. For example, at least one of the data driving circuit DDC and the gate driving circuit GDC may be disposed not to overlap subpixels SP, or disposed to be overlapped with one or more, or all, of the subpixels SP.
The data driving circuit DDC may also be located on, but not limited to, only one side or portion (e.g., an upper edge or a lower edge) of the display panel PNL. In some embodiments, the data driving circuit DDC may be located in, but not limited to, two sides or portions (e.g., an upper edge and a lower edge) of the display panel PNL or at least two of four sides or portions (e.g., the upper edge, the lower edge, a left edge, and a right edge) of the display panel PNL according to driving schemes, panel design schemes, or the like.
The gate driving circuit GDC may be located in only one side or portion (e.g., a left edge or a right edge) of the display panel PNL. In some embodiments, the gate driving circuit GDC may be connected to two sides or portions (e.g., a left edge and a right edge) of the display panel PNL, or be connected to at least two of four sides or portions (e.g., an upper edge, a lower edge, the left edge, and the right edge) of the display panel PNL according to driving schemes, panel design schemes, or the like.
The display controller DCTR may be implemented in a separate component from the data driving circuit DDC, or integrated with the data driving circuit DDC and thus implemented in an integrated circuit.
The display controller DCTR may be a timing controller used in the typical display technology or a controller or a control device capable of performing other control functions in addition to the function of the typical timing controller. In some embodiments, the display controller DCTR may be a controller or a control device different from the timing controller, or a circuitry or a component included in the controller or the control device. The display controller DCTR may be implemented with various circuits or electronic components such as an integrated circuit (IC), a field programmable gate array (FPGA), an application specific integrated circuit (ASIC), a processor, and/or the like.
The display controller DCTR may be mounted on a printed circuit board, a flexible printed circuit, and/or the like and be electrically connected to the gate driving circuit DDC and the data driving circuit GDC through the printed circuit board, flexible printed circuit, and/or the like.
The display controller DCTR may transmit signals to, and receive signals from, the data driving circuit DDC via one or more predefined interfaces. In some embodiments, such interfaces may include a low voltage differential signaling (LVDS) interface, an embedded clock point-point interface (EPI), a serial peripheral interface (SPI), and the like.
In some embodiments, in order to further provide a touch sensing function, as well as an image display function, the display device 100 may include at least one touch sensor, and a touch sensing circuit capable of detecting whether a touch event occurs by a touch object such as a finger, a pen, or the like, or of detecting a corresponding touch position, by sensing the touch sensor.
The touch sensing circuit may include a touch driving circuit TDC capable of generating and providing touch sensing data by driving and sensing the touch sensor, a touch controller TCTR capable of detecting the occurrence of a touch event or detecting a touch position using the touch sensing data, and one or more other components.
The touch sensor can include a plurality of touch electrodes. The touch sensor can further include a plurality of touch lines for electrically connecting the plurality of touch electrodes to the touch driving circuit TDC.
The touch sensor may be implemented in a touch panel, or in the form of a touch panel, outside of the display panel PNL, or be implemented inside of the display panel PNL. In the example where the touch sensor is implemented in the touch panel, or in the form of the touch panel, outside of the display panel PNL, such a touch sensor is referred to as an add-on type. In the example where the add-on type of touch sensor is disposed, the touch panel and the display panel PNL may be separately manufactured and coupled during an assembly process. The add-on type of touch panel may include a touch panel substrate and a plurality of touch electrodes on the touch panel substrate.
In the example where the touch sensor is implemented inside of the display panel PNL, a process of manufacturing the display panel PNL may include disposing the touch sensor over the substrate SUB together with signal lines and electrodes related to driving the display device 100.
The touch driving circuit TDC can supply a touch driving signal to at least one of the plurality of touch electrodes, and sense at least one of the plurality of touch electrodes to generate touch sensing data.
The touch sensing circuit can perform touch sensing using a self-capacitance sensing technique or a mutual-capacitance sensing technique.
In the example where the touch sensing circuit performs touch sensing in the self-capacitance sensing technique, the touch sensing circuit can perform touch sensing based on capacitance between each touch electrode and a touch object (e.g., a finger, a pen, and the like).
According to the self-capacitance sensing method, each of the plurality of touch electrodes can serve as both a driving touch electrode and a sensing touch electrode. The touch driving circuit TDC can drive all, or one or more, of the plurality of touch electrodes and sense all, or one or more, of the plurality of touch electrodes.
In the example where the touch sensing circuit performs touch sensing in the mutual-capacitance sensing technique, the touch sensing circuit can perform touch sensing based on capacitance between touch electrodes.
According to the mutual-capacitance sensing method, the plurality of touch electrodes are divided into driving touch electrodes and sensing touch electrodes. The touch driving circuit TDC can drive the driving touch electrodes and sense the sensing touch electrodes.
The touch driving circuit TDC and the touch controller TCTR included in the touch sensing circuit may be implemented in separate devices or in a single device. Further, the touch driving circuit TDC and the data driving circuit DDC may be implemented in separate devices or in a single device.
The display device 100 may further include a power supply circuit for supplying various types of power to the display driving circuit and/or the touch sensing circuit.
In some embodiments, the display device 100 may be a mobile terminal such as a smart phone, a tablet, or the like, or a monitor, a television (TV), or the like. Such devices may be of various types, sizes, and shapes. The display device 100 according to embodiments of the present disclosure are not limited thereto, and includes displays of various types, sizes, and shapes for displaying information or images.
As described above, the display area DA of the display panel PNL may include a normal area (e.g., the normal area NA of
The normal area NA and the one or more optical areas (OA1 and/or OA2) are areas where an image can be displayed. However, the normal NA is an area in which a light transmission structure need not be implemented, and the one or more optical areas (OA1 and/or OA2) are areas in which the light transmission structure need be implemented.
As discussed above with respect to the examples of
Each of subpixels SP disposed in the normal area NA, the first optical area OA1, and the second optical area OA2 included in the display area DA of the display panel PNL may include a light emitting element ED, a driving transistor DRT for driving the light emitting element ED, a scan transistor SCT for transmitting a data voltage Vdata to a first node N1 of the driving transistor DRT, a storage capacitor Cst for maintaining a voltage at an approximate constant level during one frame, and the like.
The driving transistor DRT may include the first node N1 to which a data voltage is applied, a second node N2 electrically connected to the light emitting element ED, and a third node N3 to which a driving voltage ELVDD through a driving voltage line DVL is applied. In the driving transistor DRT, the first node N1 may be a gate node, the second node N2 may be a source node or a drain node, and the third node N3 may be the drain node or the source node.
The light emitting element ED can include an anode electrode AE, an emission layer EL, and a cathode electrode CE. The anode electrode AE may be a pixel electrode disposed in each subpixel SP, and may be electrically connected to the second node N2 of the driving transistor DRT of each subpixel SP. The cathode electrode CE may be a common electrode commonly disposed in the plurality of subpixels SP, and a base voltage ELVSS such as a low-level voltage may be applied to the cathode electrode CE.
For example, the anode electrode AE may be the pixel electrode, and the cathode electrode CE may be the common electrode. In another example, the anode electrode AE may be the common electrode, and the cathode electrode CE may be the pixel electrode. For convenience of description, in discussions that follow, it is assumed that the anode electrode AE is the pixel electrode, and the cathode electrode CE is the common electrode unless explicitly stated otherwise.
The light emitting element ED may be, for example, an organic light emitting diode (OLED), an inorganic light emitting diode, a quantum dot light emitting element, or the like. In the example where an organic light emitting diode is used as the light emitting element ED, the emission layer EL included in the light emitting element ED may include an organic emission layer including an organic material.
The scan transistor SCT may be turned on and off by a scan signal SCAN that is a gate signal applied through a gate line GL, and be electrically connected between the first node N1 of the driving transistor DRT and a data line DL.
The storage capacitor Cst may be electrically connected between the first node N1 and the second node N2 of the driving transistor DRT.
Each subpixel SP may include two transistors (2T: DRT and SCT) and one capacitor (1C: Cst) (which may be referred to as a “2T1C structure”) as illustrated in
In some embodiments, the storage capacitor Cst, which may be present between the first node N1 and the second node N2 of the driving transistor DRT, may be an external capacitor intentionally configured or designed to be located outside of the driving transistor DRT, other than internal capacitors, such as parasitic capacitors (e.g., a gate-to-source capacitance Cgs, a gate-to-drain capacitance Cgd, and the like).
Each of the driving transistor DRT and the scan transistor SCT may be an n-type transistor or a p-type transistor.
Since circuit elements (e.g., in particular, a light emitting element ED) in each subpixel SP are vulnerable to external moisture or oxygen, an encapsulation layer ENCAP may be disposed in the display panel PNL in order to prevent the external moisture or oxygen from penetrating into the circuit elements (e.g., in particular, the light emitting element ED). The encapsulation layer ENCAP may be disposed to cover the light emitting element ED.
Referring to
The plurality of subpixels SP may include, for example, a red subpixel (Red SP) emitting red light, a green subpixel (Green SP) emitting green light, and a blue subpixel (Blue SP) emitting blue light.
Accordingly, each of the normal area NA, the first optical area OA1, and the second optical area OA2 may include one or more light emitting areas EA of one or more red subpixels (Red SP), and one or more light emitting areas EA of one or more green subpixels (Green SP), and one or more light emitting areas EA of one or more blue subpixels (Blue SP).
Referring to
In contrast, in some embodiments, the first optical area OA′ and the second optical area OA2 need to include both the light emitting areas EA and the light transmission structure.
Accordingly, the first optical area OA1 may include one or more light emitting areas EA and one or more first transmission areas TA1, and the second optical area OA2 may include one or more light emitting areas EA and one or more second transmission areas TA2.
The light emitting areas EA and the transmission areas (TA1 and/or TA2) may be distinct according to whether the transmission of light is allowed. For example, the light emitting areas EA may be areas not allowing light to transmit (e.g., not allowing light to transmit to the back of the display panel), and the transmission areas (TA1 and/or TA2) may be areas allowing light to transmit (e.g., allowing light to transmit to the back of the display panel).
The light emitting areas EA and the transmission areas (TA1 and/or TA2) may be also distinct according to whether or not a specific metal layer is included. For example, the cathode electrode CE as illustrated in
Since the first optical area OA1 includes the first transmission areas TA1 and the second optical area OA2 includes the second transmission areas TA2, both of the first optical area OA1 and the second optical area OA2 are areas through which light can transmit.
In one embodiment, a transmittance (a degree of transmission) of the first optical area OA1 and a transmittance (a degree of transmission) of the second optical area OA2 may be substantially equal.
For example, the first transmission area TA1 of the first optical area OA1 and the second transmission area TA2 of the second optical area OA2 may have substantially the same shape or size. In another example, even when the first transmission area TA1 of the first optical area OA1 and the second transmission area TA2 of the second optical area OA2 have different shapes or sizes, a ratio of the first transmission area TA1 to the first optical area OA1 and a ratio of the second transmission area TA2 to the second optical area OA2 may be substantially equal. In an example, each of the first transmission areas TA1s has the same shape and size. In an example, each of the second transmission areas TA2s has the same shape and size.
In another embodiment, a transmittance (a degree of transmission) of the first optical area OA1 and a transmittance (a degree of transmission) of the second optical area OA2 may be different.
For example, the first transmission area TA1 of the first optical area OA1 and the second transmission area TA2 of the second optical area OA2 may have different shapes or sizes. In another example, even when the first transmission area TA1 of the first optical area OA1 and the second transmission area TA2 of the second optical area OA2 have substantially the same shape or size, a ratio of the first transmission area TA1 to the first optical area OA1 and a ratio of the second transmission area TA2 to the second optical area OA2 may be different from each other.
For example, in the example where the first optical electronic device 11, as illustrated in
Thus, the transmittance (degree of transmission) of the first optical area OA1 may be greater than the transmittance (degree of transmission) of the second optical area OA2.
For example, the first transmission area TA1 of the first optical area OA1 may have a size greater than the second transmission area TA2 of the second optical area OA2. In another example, even when the first transmission area TA1 of the first optical area OA1 and the second transmission area TA2 of the second optical area OA2 have substantially the same size, a ratio of the first transmission area TA1 to the first optical area OA1 may be greater than a ratio of the second transmission area TA2 to the second optical area OA2.
For convenience of description, the discussion that follows is provided based on the embodiment in which the transmittance (degree of transmission) of the first optical area OA1 is greater than the transmittance (degree of transmission) of the second optical area OA2.
Further, the transmission areas (TA1, TA2) as shown in
Further, in discussions that follow, it is assumed that the first optical areas OA1 and the second optical areas OA2 are located in an upper edge of the display area DA of the display panel PNL, and are disposed to be horizontally adjacent to each other such as being disposed in a direction in which the upper edge extends, as shown in
Referring to
Referring to
A first horizontal display area HA1 shown in
The first optical area OA1 shown in
Referring to
Various types of horizontal lines (HL1 and HL2) and various types of vertical lines (VLn, VL1, and VL2) may be disposed in the display panel PNL.
In some embodiments, the term “horizontal” and the term “vertical” are used to refer to two directions intersecting the display panel; however, it should be noted that the horizontal direction and the vertical direction may be changed depending on a viewing direction. The horizontal direction may refer to, for example, a direction in which one gate line GL extends and, and the vertical direction may refer to, for example, a direction in which one data line DL extends. As such, the term horizontal and the term vertical are used to represent two directions.
Referring to
The horizontal lines disposed in the display panel PNL may be gate lines GL (which may be referred to as scan lines). That is, the first horizontal lines HL1 and the second horizontal lines HL2 may be the gate lines GL. The gate lines GL may include various types of gate lines according to structures of one or more subpixels SP.
Referring to
The vertical lines disposed in the display panel PNL may include data lines DL, driving voltage lines DVL, and the like, and may further include reference voltage lines, initialization voltage lines, and the like. That is, the normal vertical lines VLn, the first vertical lines VL1 and the second vertical lines VL2 may include data lines DL, driving voltage lines DVL, and the like, and further include reference voltage lines, initialization voltage lines, and the like.
In some embodiments, it should be noted that the term “horizontal” in the second horizontal line HL2 may mean only that a signal is carried from a left side, to a right side, of the display panel (or from the right side to the left side), and may not mean that the second horizontal line HL2 runs in a straight line only in the direct horizontal direction. For example, in
In some embodiments, it should be noted that the term “vertical” in the typical vertical line VLn may mean only that a signal is carried from an upper portion, to a lower portion, of the display panel (or from the lower portion to the upper portion), and may not mean that the typical vertical line VLn runs in a straight line only in the direct vertical direction. For example, in
Referring to
Referring to
Accordingly, each of the first horizontal lines HL1 running through the first optical area OA1 may include one or more curved or bent portions running around one or more respective outer edges of one or more of the first transmission areas TA1.
Accordingly, the first horizontal lines HL1 disposed in the first horizontal area HA1 and the second horizontal lines HL2 disposed in the second horizontal area HA2 may have different shapes or lengths. For example, the first horizontal lines HL1 running through the first optical area OA1 and the second horizontal lines HL2 not running through the first optical area OA1 may have different shapes or lengths.
Further, in order to improve the transmittance of the first optical area OA1, the first vertical lines VL1 may run through the first optical area OA1 while avoiding the first transmission areas TA1 in the first optical area OA1.
Accordingly, each of the first vertical lines VL1 running through the first optical area OA1 may include one or more curved or bent portions running around one or more respective outer edges of one or more of the first transmission areas TA1.
Thus, the first vertical lines VL1 running through the first optical area OA1 and the normal vertical lines VLn disposed in the normal area NA without running through the first optical area OA1 may have different shapes or lengths.
Referring to
Referring to
Referring to
Referring to
In one embodiment, the light emitting areas EA and the second transmission areas TA2 in the second optical area OA2 may have substantially the same locations and arrangements as the light emitting areas EA and the first transmission areas TA1 in the first optical area OA1 of
In another embodiment, as shown in
For example, referring to
When in the first horizontal area HA1, the first horizontal lines HL1 run through the second optical area OA2 and the normal area NA adjacent to the second optical area OA2, in one embodiment, the first horizontal lines HL1 may have substantially the same arrangement as the first horizontal lines HL1 of
In another embodiment, as shown in
This is because the light emitting areas EA and the second transmission areas TA2 in the second optical area OA2 of
Referring to
For example, one first horizontal line HL1 may have one or more curved or bent portions in the first optical area OA1, but may not have a curved or bent portion in the second optical area OA2.
In order to improve the transmittance of the second optical area OA2, the second vertical lines VL2 may run through the second optical area OA2 while avoiding the second transmission areas TA2 in the second optical area OA2.
Accordingly, each of the second vertical lines VL2 running through the second optical area OA2 may include one or more curved or bent portions running around one or more respective outer edges of one or more of the second transmission areas TA2.
Thus, the second vertical lines VL2 running through the second optical area OA2 and the normal vertical lines VLn disposed in the normal area NA without running through the second optical area OA2 may have different shapes or lengths.
As shown in
Accordingly, a length of the first horizontal line HL1 running through the first optical area OA1 and the second optical area OA2 may be slightly longer than a length of the second horizontal line HL2 disposed only in the normal area NA without running through the first optical area OA1 and the second optical area OA2.
Accordingly, a resistance of the first horizontal line HL1 running through the first optical area OA1 and the second optical area OA2, which is referred to as a first resistance, may be slightly greater than a resistance of the second horizontal line HL2 disposed only in the normal area NA without running through the first optical area OA1 and the second optical area OA2, which is referred to as a second resistance.
Referring to
Accordingly, the number of subpixels connected to each, or one or more, of the first horizontal lines HL1 running through the first optical area OA1 and the second optical area OA2 may be different from the number of subpixels connected to each, or one or more, of the second horizontal lines HL2 disposed only in the normal area NA without running through the first optical area OA1 and the second optical area OA2.
The number of subpixels connected to each, or one or more, of the first horizontal lines HL1 running through the first optical area OA1 and the second optical area OA2, which is referred to as a first number, may be less than the number of subpixels connected to each, or one or more, of the second horizontal lines HL2 disposed only in the normal area NA without running through the first optical area OA1 and the second optical area OA2, which is referred to as a second number.
A difference between the first number and the second number may vary according to a difference between a resolution of each of the first optical area OA1 and the second optical area OA2 and a resolution of the normal area NA. For example, as a difference between a resolution of each of the first optical area OA1 and the second optical area OA2 and a resolution of the normal area NA increases, a difference between the first number and the second number may increase.
As described above, since the number (the first number) of subpixels connected to each, or one or more, of the first horizontal lines HL1 running through the first optical area OA1 and the second optical area OA2 is less than the number of subpixels (second number) connected to each, or one or more, of the second horizontal lines HL2 disposed only in the normal area NA without running through the first optical area OA1 and the second optical area OA2, an area where the first horizontal line HL1 overlaps one or more other electrodes or lines adjacent to the first horizontal line HL1 may be smaller than an area where the second horizontal line HL2 overlaps one or more other electrodes or lines adjacent to the second horizontal line HL2.
Accordingly, a parasitic capacitance formed between the first horizontal line HL1 and one or more other electrodes or lines adjacent to the first horizontal line HL1, which is referred to as a first capacitance, may be greatly less than a parasitic capacitance formed between the second horizontal line HL2 and one or more other electrodes or lines adjacent to the second horizontal line HL2, which is referred to as a second capacitance.
Considering a relationship in magnitude between the first resistance and the second resistance (the first resistance≥the second resistance) and a relationship in magnitude between the first capacitance and the second capacitance (the first capacitance<<second capacitance), a resistance-capacitance (RC) value of the first horizontal line HL1 running through the first optical area OA1 and the second optical area OA2, which is referred to as a first RC value, may be greatly less than an RC value of the second horizontal lines HL2 disposed only in the normal area NA without running through the first optical area OA1 and the second optical area OA2, which is referred to as a second RC value. Thus, in this example, the first RC value is greatly less than the second RC value (i.e., the first RC value<<the second RC value).
Due to such a difference between the first RC value of the first horizontal line HL1 and the second RC value of the second horizontal line HL2, which is referred to as an RC load difference, a signal transmission characteristic through the first horizontal line HL1 may be different from a signal transmission characteristic through the second horizontal line HL2.
Each of
First, a stack structure of the normal area NA will be described with reference to
Referring to
Referring to
Referring to
A first metal layer ML1 and a second metal layer ML2 may be disposed on the first active buffer layer ABUF1. The first metal layer ML1 and the second metal layer ML2 may be, for example, light shield layers LS for shielding light.
A second active buffer layer ABUF2 may be disposed on the first metal layer ML1 and the second metal layer ML2. An active layer ACT of the driving transistor DRT may be disposed on the second active buffer layer ABUF2.
A gate insulating layer GI may be disposed to cover the active layer ACT.
A gate electrode GATE of the driving transistor DRT may be disposed on the gate insulating layer GI. Further, a gate material layer GM may be disposed on the gate insulating layer GI, together with the gate electrode GATE of the driving transistor DRT, at a location different from the location where the driving transistor DRT is disposed.
A first interlayer insulating layer ILD1 may be disposed to cover the gate electrode GATE and the gate material layer GM. A metal pattern TM may be disposed on the first interlayer insulating layer ILD1. The metal pattern TM may be located at a location different from the location where the driving transistor DRT is formatted. A second interlayer insulating layer ILD2 may be disposed to cover the metal pattern TM on the first interlayer insulating layer ILD1.
Two first source-drain electrode patterns SD1 may be disposed on the second interlayer insulating layer ILD2. One of the two first source-drain electrode patterns SD1 may be a source node of the driving transistor DRT, and the other may be a drain node of the driving transistor DRT.
The two first source-drain electrode patterns SD1 may be electrically connected to first and second side portions of the active layer ACT, respectively, through contact holes formed in the second interlayer insulating layer ILD2, the first interlayer insulating layer ILD1, and the gate insulating layer GI.
A portion of the active layer ACT overlapping the gate electrode GATE may serve as a channel region. One of the two first source-drain electrode patterns SD1 may be connected to the first side portion of the channel region of the active layer ACT, and the other of the two first source-drain electrode patterns SD1 may be connected to the second side portion of the channel region of the active layer ACT.
A passivation layer PAS0 may be disposed to cover the two first source-drain electrode patterns SD1. A planarization layer PLN may be disposed on the passivation layer PAS0. The planarization layer PLN may include a first planarization layer PLN1 and a second planarization layer PLN2.
The first planarization layer PLN1 may be disposed on the passivation layer PAS0.
A second source-drain electrode pattern SD2 may be disposed on the first planarization layer PLN1. The second source-drain electrode pattern SD2 may be connected to one of the two first source-drain electrode patterns SD1 (corresponding to the second node N2 of the driving transistor DRT in the subpixel SP of
The second planarization layer PLN2 may be disposed to cover the second source-drain electrode pattern SD2. A light emitting element ED may be disposed on the second planarization layer PLN2.
According to an example stack structure of the light emitting element ED, an anode electrode AE may be disposed on the second planarization layer PLN2. The anode electrode AE may be electrically connected to the second source-drain electrode pattern SD2 through a contact hole formed in the second planarization layer PLN2.
A bank BANK may be disposed to cover a portion of the anode electrode AE. A portion of the bank BANK corresponding to a light emitting area EA of the subpixel SP may be opened.
A portion of the anode electrode AE may be exposed through an opening (the opened portion) of the bank BANK. An emission layer EL may be disposed on side surfaces of the bank BANK and in the opening (the opened portion) of the bank BANK. All or at least a portion of the emission layer EL may be located between adjacent banks.
In the opening of the bank BANK, the emission layer EL may contact the anode electrode AE. A cathode electrode CE may be disposed on the emission layer EL.
A spacer 610 may be disposed on the bank BANK. The spacer 610 may be located along the boundary of a first transmission area TA1. The spacer 610 may be located not to overlap the first transmission area TA1.
The spacer 610 may have a reverse tapered shape, that is, be tapered towards the bank BANK. The spacer 610 may have a shape that becomes gradually wider as the spacer 610 moves away from the bank BANK and that becomes gradually narrower as it moves toward the bank BANK.
The light emitting element ED can be formed by including the anode electrode AE, the emission layer EL, and the cathode electrode CE, as described above. The emission layer EL may include an organic material layer.
An encapsulation layer ENCAP may be disposed on the stack of the light emitting element ED.
The encapsulation layer ENCAP may have a single-layer structure or a multi-layer structure For example, as shown in
The first encapsulation layer PAS1 and the third encapsulation layer PAS2 may be, for example, an inorganic material layer, and the second encapsulation layer PCL may be, for example, an organic material layer. Among the first encapsulation layer PAS1, the second encapsulation layer PCL, and the third encapsulation layer PAS2, the second encapsulation layer PCL may be the thickest and serve as a planarization layer.
The first encapsulation layer PAS1 may be disposed on the cathode electrode CE and may be disposed closest to the light emitting element ED. The first encapsulation layer PAS1 may include an inorganic insulating material capable of being deposited using low-temperature deposition. For example, the first encapsulation layer PAS1 may include, but not limited to, silicon nitride (SiNx), silicon oxide (SiOx), silicon oxynitride (SiON), aluminum oxide (Al2O3), or the like. Since the first encapsulation layer PAS1 can be deposited in a low temperature atmosphere, during the deposition process, the first encapsulation layer PAS1 can prevent the emission layer EL including an organic material vulnerable to a high temperature atmosphere from being damaged.
The second encapsulation layer PCL may have a smaller area or size than the first encapsulation layer PAS1. For example, the second encapsulation layer PCL may be disposed to expose both ends or edges of the first encapsulation layer PAS1. The second encapsulation layer PCL can serve as a buffer for relieving stress between corresponding layers while the display device 100 is curved or bent, and also serve to enhance planarization performance. For example, the second encapsulation layer PCL may include an organic insulating material, such as acrylic resin, epoxy resin, polyimide, polyethylene, silicon oxycarbon (SiOC), or the like. The second encapsulation layer PCL may be disposed, for example, using an inkjet scheme.
The third encapsulation layer PAS2 may be disposed over the substrate SUB over which the second encapsulation layer PCL is disposed such that the third encapsulation layer PAS2 covers the respective top surfaces and side surfaces of the second encapsulation layer PCL and the first encapsulation layer PAS1. The third encapsulation layer PAS2 can minimize or prevent external moisture or oxygen from penetrating into the first encapsulation layer PAS1 and the second encapsulation layer PCL. For example, the third encapsulation layer PAS2 may include an inorganic insulating material, such as silicon nitride (SiNx), silicon oxide (SiOx), silicon oxynitride (SiON), aluminum oxide (Al2O3), or the like.
Referring to
A touch buffer layer T-BUF may be disposed on the encapsulation layer ENCAP. The touch sensor TS may be disposed on the touch buffer layer T-BUF.
The touch sensor TS may include touch sensor metals TSM and at least one bridge metal BRG, which are located in different layers.
A touch interlayer insulating layer T-ILD may be disposed between the touch sensor metals TSM and the bridge metal BRG.
For example, the touch sensor metals TSM may include a first touch sensor metal TSM, a second touch sensor metal TSM, and a third touch sensor metal TSM, which are disposed adjacent to one another. In an embodiment where the third touch sensor metal TSM is disposed between the first touch sensor metal TSM and the second touch sensor metal TSM, and the first touch sensor metal TSM and the second touch sensor metal TSM need to be electrically connected to each other, the first touch sensor metal TSM and the second touch sensor metal TSM may be electrically connected to each other through the bridge metal BRG located in a different layer. The bridge metal BRG may be electrically insulated from the third touch sensor metal TSM by the touch interlayer insulating layer T-ILD.
While the touch sensor TS is disposed on the display panel PNL, a chemical solution (e.g., a developer or etchant) used in the corresponding process or moisture from the outside may be generated or introduced. In some embodiments, by disposing the touch sensor TS on the touch buffer layer T-BUF, a chemical solution or moisture can be prevented from penetrating into the emission layer EL including an organic material during the manufacturing process of the touch sensor TS. Accordingly, the touch buffer layer T-BUF can prevent damage to the emission layer EL, which is vulnerable to a chemical solution or moisture.
In order to prevent damage to the emission layer EL including an organic material, which is vulnerable to high temperatures, the touch buffer layer T-BUF can be formed at a low temperature less than or equal to a predetermined temperature (e.g. 100 degrees (° C.)) and be formed using an organic insulating material having a low permittivity of 1 to 3. For example, the touch buffer layer T-BUF may include an acrylic-based, epoxy-based, or siloxan-based material. As the display device 100 is bent, the encapsulation layer ENCAP may be damaged, and the touch sensor metal located on the touch buffer layer T-BUF may be cracked or broken. Even when the display device 100 is bent, the touch buffer layer T-BUF having the planarization performance as the organic insulating material can prevent the damage of the encapsulation layer ENCAP and/or the cracking or breaking of the metals (TSM, BRG) included in the touch sensor TS.
A protective layer PAC may be disposed to cover the touch sensor TS. The protective layer PAC may be, for example, an organic insulating layer.
Next, a stack structure of the first optical area OA1 will be described with reference to
Referring to
In some embodiments, the cathode electrode CE may be disposed in the light emitting areas EA included in the normal area NA and the first optical area OA1, but may not be disposed in the first transmission area TA1 in the first optical area OA1. For example, the first transmission area TA1 of the first optical area OA1 may correspond to an opening of the cathode electrode CE.
Further, in some embodiments, a light shield layer LS including at least one of the first metal layer ML1 and the second metal layer ML2 may be disposed in the light emitting areas EA included in the normal area NA and the first optical area OA1, but may not be disposed in the first transmission area TA1 of the first optical area OA1. For example, the first transmission area TA1 of the first optical area OA1 may correspond to an opening of the light shield layer LS.
The substrate SUB, and the various types of insulating layers (MBUF, ABUF1, ABUF2, GI, ILD1, ILD2, PAS0, PLN (PLN1, PLN2), BANK, ENCAP (PAS1, PCL, PAS2), T-BUF, T-ILD, PAC) disposed in the light emitting areas EA included in the normal area NA and the first optical area OA1 may be disposed in the first transmission area TA1 in the first optical area OA1 equally, substantially equally, or similarly.
However, in some embodiments, all, or one or more, of one or more material layers having electrical properties (e.g., one or more metal material layers, and/or one or more semiconductor layers), except for the insulating materials or layers, disposed in the light emitting areas EA included in the normal area NA and the first optical area OA1 may not be disposed in the first transmission area TA1 in the first optical area OA1.
For example, referring to
Referring to
Further, referring to
Accordingly, the light transmittance of the first transmission area TA1 in the first optical area OA1 can be provided or improved because the material layers (e.g., one or more metal material layers, and/or one or more semiconductor layers) having electrical properties are not disposed in the first transmission area TA1 in the first optical area OA1. As a consequence, the first optical electronic device 11 can perform a predefined function (e.g., image sensing) by receiving light transmitting through the first transmission area TA1.
In some embodiments, since all, or one or more, of the first transmission area TA1 in the first optical area OA1 overlap the first optical electronic device 11, to enable the first optical electronic device 11 to normally operate, it is desired to further increase a transmittance of the first transmission area TA1 in the first optical area OA1.
To achieve the foregoing, in the display panel PNL of the display device 100 according to aspects of the present disclosure, a transmittance improvement structure TIS may be provided to the first transmission area TA1 of the first optical area OA1.
Referring to
Referring to
Referring to
Referring to
In the example where the first planarization layer PLN1 has the depressed portion that extends downward from the surfaces thereof, the second planarization layer PLN2 can substantially serve to provide planarization. In one embodiment, the second planarization layer PLN2 may also have a depressed portion that extends downward from the surface thereof. In this embodiment, the second encapsulation layer PCL can substantially serve to provide planarization.
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
In order for the first optical area OA1 to have a transmittance greater than the normal area NA, an area or size of the touch sensor metal TSM per unit area in the first optical area OA1 may be smaller than an area or size of the touch sensor metal TSM per unit area in the normal area NA.
Referring to
Next, a stack structure of the second optical area OA2 will be described with reference to
Referring to
In some embodiments, the cathode electrode CE may be disposed in the light emitting areas EA included in the normal area NA and the second optical area OA2, but may not be disposed in the second transmission area TA2 in the second optical area OA2. For example, the second transmission area TA2 in the second optical area OA2 may be corresponded to an opening of the cathode electrode CE.
In an embodiment, the light shield layer LS including at least one of the first metal layer ML1 and the second metal layer ML2 may be disposed in the light emitting areas EA included in the normal area NA and the second optical area OA2, but may not be disposed in the second transmission area TA2 in the second optical area OA2. For example, the second transmission area TA2 in the second optical area OA2 may be corresponded to an opening of the light shield layer LS.
In an example where the transmittance of the second optical area OA2 and the transmittance of the first optical area OA1 are the same, the stack structure of the second transmission area TA2 in the second optical area OA2 may be the same as the stacked structure of the first transmission area TA1 in the first optical area OA1.
In another example where the transmittance of the second optical area OA2 and the transmittance of the first optical area OA1 are different, the stack structure of the second transmission area TA2 in the second optical area OA2 may be different at least in part from as the stacked structure of the first transmission area TA1 in the first optical area OA1.
For example, as shown in
The substrate SUB, and the various types of insulating layers (MBUF, ABUF1, ABUF2, GI, ILD1, ILD2, PAS0, PLN (PLN1, PLN2), BANK, ENCAP (PAS1, PCL, PAS2), T-BUF, T-ILD, PAC) disposed in the light emitting areas EA included in the normal area NA and the second optical area OA2 may be disposed in the second transmission area TA2 of the second optical area OA2 equally, substantially equally, or similarly.
However, in some embodiments, all, or one or more, of one or more material layers having electrical properties (e.g., one or more metal material layers, and/or optical area semiconductor layers), except for the insulating materials or layers, disposed in the light emitting areas EA included in the normal area NA and the second optical area OA2 may not be disposed in the second transmission area TA2 in the second optical area OA2.
For example, referring to
Further, referring to
Further, referring to
Accordingly, the light transmittance of the second transmission area TA2 in the second optical area OA2 can be provided or improved because the material layers (e.g., one or more metal material layers, and/or one or more semiconductor layers) having electrical properties are not disposed in the second transmission area TA2 in the second optical area OA2. As a consequence, the second optical electronic device 12 can perform a predefined function (e.g., detecting an object or human body, or an external illumination detection) by receiving light transmitting through the second transmission area TA2.
For the sake of brevity, in
Referring to
The third encapsulation layer PAS2 may be disposed over the substrate SUB over which the second encapsulation layer PCL is disposed such that the third encapsulation layer PAS2 covers the respective top surfaces and side surfaces of the second encapsulation layer PCL and the first encapsulation layer PAS1.
The third encapsulation layer PAS2 can minimize or prevent external moisture or oxygen from penetrating into the first encapsulation layer PAS1 and the second encapsulation layer PCL.
Referring to
The one or more dams (DAM1 and/or DAM2) may include the same material DFP as the bank BANK.
Referring to
For example, the second encapsulation layer PCL may extend only up to all, or at least a portion, of an upper portion of the first dam DAM1. In further another embodiment, the second encapsulation layer PCL may extend past the upper portion of the first dam DAM1 and extend up to all, or at least a portion of, an upper portion of the secondary dam DAM2.
Referring to
A touch line TL can electrically connect, to the touch pad TP, the touch sensor metal TSM or the bridge metal BRG included in, or serving as, a touch electrode disposed in the display area DA.
One end or edge of the touch line TL may be electrically connected to the touch sensor metal TSM or the bridge metal BRG, and the other end or edge of the touch line TL may be electrically connected to the touch pad TP.
The touch line TL may run downward along the inclined surface SLP of the encapsulation layer ENCAP, run along the respective upper portions of the one or more dams (DAM1 and/or DAM2), and extend up to the touch pad TP disposed outside of the one or more dams (DAM1 and/or DAM2).
Referring to
According to embodiments of the present disclosure, an electrode of a light emitting element may be patterned to improve the transmittance of a first transmission area (e.g., first transmission area TA1 described above). To achieve the foregoing, in some embodiments, a display device (e.g., the display device 100 according to aspects of the present disclosure) may have a structure capable of easily patterning an electrode of the light emitting element ED.
Referring to
However, in this comparative example, in the process of patterning the cathode electrode CE and the emission layer EL by the laser beam, a large amount of residue may be generated under the emission layer EL, which may cause the transmittance of the display device to be lowered.
To address this issue, the inventors have invented a display device capable of preventing the transmittance thereof from being lowered due to a residue generated in such a laser process.
Referring to
Referring to
Referring to
Referring to
Through the cutting of the second electrode 1030, the second electrode 1030 can be opened at respective ends or edges of the one or more spacer 610 or along a respective end or edge of each spacer 610.
Referring to
A first electrode 1140 may be located in a light emitting area EA located outside of the first transmission area TA1. The light emitting area EA may be an area in which an emission layer of a corresponding light emitting element ED is located, and a bank is opened. For example, the first electrode 1140 may be a pixel electrode.
The light shield layer LS may be located outside of the first transmission area TA1. Since the light shield layer LS is located outside of the first transmission area TA1, various types circuit elements and light emitting elements placed outside of the first transmission area TA1 from which the emission layer and the second electrode are removed can be prevented from being damaged by the laser.
The light shield layer LS may be disposed to overlap the entire area of one or more light emitting areas EA. In an embodiment, the light shield layer LS may extend from one or more light emitting areas EA to one or more first transmission areas TA1. When the light shield layer LS is disposed as in this embodiment, various types circuit elements and light emitting elements placed in the remaining area except for the first transmission area TA1 can be prevented from being damaged by the laser.
Referring to
The sacrificial layer 1020 may be formed between two ends or edges of the spacer 610 or within an end or edge of the spacer 610. The sacrificial layer 1020 may be located on the planarization layer PLN, and the first electrode 1140 may not be located under the sacrificial layer 1020.
Referring to
Referring to
The second electrode 1030 may have an opening (e.g., an opened shape) resulting from being cut along two ends or edges of the spacer 610 or an end or edge of the spacer 610. As the sacrificial layer located between two ends or edges of the spacer 610 or within an end or edge of the spacer 610 is peeled off from the planarization layer PLN by the laser, portions of the emission layer EL and the second electrode 1030 placed on the sacrificial layer can be removed, and thereby, the second electrode 1030 can be cut along the two ends or edges of the spacer 610 or the end or edge of the spacer 610. As a result, an end of the second electrode 1030 may be substantially aligned with the two ends or edges of the spacer 610 or the end or edge of the spacer 610.
The emission layer EL may be located between the spacer 610 and the second electrode 1030. Portions of the emission layer EL and the second electrode 1030 not located on the sacrificial layer may not be removed (i.e., may be present), while the portions of the emission layer EL and the second electrode 1030 placed on the sacrificial layer are cut (i.e., opened) as the sacrificial layer located between the two ends or edges of the spacer 610 or within the end or edge of the spacer 610 is peeled off from the planarization layer PLN.
The emission layer EL may have an opening (e.g., an opened shape) resulting from being cut along two ends or edges of the spacer 610 or an end or edge of the spacer 610. As the sacrificial layer located between the two ends or edges of the spacer 610 or the end or edge of the spacer 610 is peeled off from the planarization layer PLN by the laser, the portions of the emission layer EL and the second electrode 1030 placed on the sacrificial layer can be removed, and thereby, the emission layer EL can be cut along the two ends or edges of the spacer 610 or the end or edge of the spacer 610. As a result, an end of the emission layer EL may be substantially aligned with the two ends or edges of the spacer 610 or the end or edge of the spacer 610.
The first transmission area TA1 may be defined according to a location of the light shield layer LS. In an example where the light shield layer LS extends up to an area between two ends or edges of the spacer 610 or an area within an end or edge of the spacer 610, while extending from a portion under, or a lower portion of, the first electrode 1140 toward the spacer 610, the first transmission area TA1 may be defined according to the light shield layer LS.
The embodiments described above will be briefly described as follows.
According to aspects of the present disclosure, a display device is provided that includes a display area DA, a first electrode 1140, a bank BANK, one or more spacers 610, and a second electrode 1030.
The display area DA may include a first optical area OA1 and a normal area NA located outside of the first optical area OA1.
The first optical area OA1 may include one or more light emitting areas EA and one or more first transmission areas TA1.
The first electrode 1140 may be located in the first optical area OA1.
The bank BANK may be located on the first electrode 1140.
The bank may partially overlap the spacer and partially overlap the first electrode.
The spacer may have a shape that becomes gradually wider as the spacer moves away from the bank and that becomes gradually narrower as it moves toward the bank.
The spacer 610 may be located along the boundary of the first transmission area TA1, and located on the bank BANK.
The second electrode 1030 may be located on the spacer 610 and be opened in the first transmission area TA1.
A first electrode 1140 may be located in a light emitting area EA located outside of the first transmission area TA1.
The spacer 610 may be located outside of the first transmission area TA1.
The spacer 610 may have a reverse tapered shape, that is, be tapered towards the bank BANK.
An end of the second electrode 1030 may be substantially aligned with two ends or edges of the spacer 610 or an end or edge of the spacer 610.
The display device 100 may include an emission layer EL located between the spacer 610 and the second electrode 1030.
The emission layer may include an opening, the opening being formed by cutting along two ends or edges of the spacer or an end or edge of the spacer.
An end of the emission layer EL may be substantially aligned with two ends or edges of the spacer 610 or an end or edge of the spacer 610.
The display device 100 may include a light shield layer LS located outside of the first transmission area TA1.
The light shield layer LS may be located to overlap the entire of one or more light emitting areas EA, and extend from the one or more light emitting areas EA to one or more first transmission areas TA1.
The first transmission area may include a transmittance improvement structure.
The display device may further comprises a plurality of insulating layers, and a first planarization layer and a passivation layer of the plurality of insulating layers overlapping with each other, each has a depressed portion that extend downward from respective surface, as the transmittance improvement structure.
According to the embodiments of the present disclosure, a method of manufacturing the display device 100 is provided, the display device 100 including the display area DA including the first optical area OA1 including one or more first transmission areas TA1 and one or more light emitting areas EA and the normal area NA located outside of the first optical area OA1.
It will be apparent to those skilled in the art that various modifications and variations can be made in the display device and the manufacturing method thereof of the present disclosure without departing from the technical idea or scope of the disclosure. Thus, it is intended that the present disclosure cover the modifications and variations of this disclosure provided they come within the scope of the appended claims and their equivalents.
Number | Date | Country | Kind |
---|---|---|---|
10-2021-0184851 | Dec 2021 | KR | national |