Patent Grant
9508277
This application is related to an U.S. patent application Ser. No. 14/140,563 entitled “DISPLAY DEVICE, DRIVING METHOD OF DISPLAY DEVICE AND DATA PROCESSING AND OUTPUTTING METHOD OF TIMING CONTROL CIRCUIT”, and claims a foreign priority on an application filed in Taiwan on Dec. 27, 2012, with Serial No. 101150633. These related applications are incorporated herein by reference.
1. Technical Field
The present disclosure relates to a display device, a driving method of the display device, and a data processing and outputting method of a timing control circuit.
2. Description of Related Art
Display devices usually include many integrate circuits with different functions, such as timing control circuits, data driving circuits, gate driving circuits and so on. Generally, these integrate circuits need transmit data between each other. However, due to high work frequencies of the integrate circuits, electromagnetic interference (EMI) during data transmission has become more serious.
What is needed is to provide a means that can overcome the above-described limitations.
The components in the drawings are not necessarily drawn to scale, the emphasis instead being placed upon clearly illustrating the principles of at least one embodiment. In the drawings, like reference numerals designate corresponding parts throughout the various views.
Reference will now be made to the drawings to describe certain exemplary embodiments of the present disclosure in detail.
The data processing circuit 110 receives display data from an external circuit (such as a scale controller) and decodes the display data to obtain a reference clock signal, a first data signal, a second data signal, a third data signal, and a fourth data signal. Furthermore, the data processing circuit 110 outputs the reference clock signal to the clock embedded control circuit 112, outputs the first data signal to the first encode circuit 114, outputs the second data signal to the second encode circuit 115, outputs the third data signal to the third encode circuit 116, outputs the fourth data signal to the fourth encode circuit 117. In one embodiment, the data processing circuit 110 outputs the first data signal, the second data signal, the third data signal, and the fourth data signal.
The clock embedded control circuit 112 receives the reference clock signal and generates a first clock signal, a second clock signal, a third clock signal, and a fourth clock signal according to the reference clock signal. The frequencies of the first clock signal, the second clock signal, the third clock signal, and the fourth clock signal are different from each other. In one embodiment, a frequency of the reference clock signal is defined as “f”, and a frequency of each of the first clock signal, the second clock signal, the third clock signal, and the fourth clock signal is in the range from f*90% to f*110%, the clock embedded control circuit 112 also generates a first clock training control signal, a second clock training control signal, a third clock training control signal, a fourth clock training control signal, outputs the first clock signal to the first encode circuit 114, outputs the second clock signal to the second encode circuit 115, outputs the third clock training control signal to the third encode circuit 116, and outputs the fourth clock training control signal to the fourth encode circuit 117.
The first encode circuit 114 receives the first data signal, the first clock signal, and the first clock training control signal, embeds the first clock signal into the first training data to obtain a first clock embedded training data, and outputs the first clock embedded training data to the first data driving circuit 121 under the controls of the first clock training control signal. The first data driving circuit 12 receives the first clock embedded training data and performs a first clock training to adjust a work frequency of the first data driving circuit 121 to be equal to the frequency of the first clock signal. When the work frequency of the first data driving circuit 121 is equal to the frequency of the first clock signal by the first clock training, the first data driving circuit outputs a first feedback signal to the clock embedded control circuit 112, and the clock embedded control circuit 112 stops to output the first clock training control signal. Then, the first encode circuit 114 further embeds the first clock signal into the first main image data to obtain a first clock embedded image data and outputs the first clock embedded image data to the first data driving circuit 12, such that the first data driving circuit 112 receives the first clock embedded image data in a frequency same as the frequency of the first clock signal. When the first data driving circuit 112 receives the first clock embedded image data, the first data driving circuit 112 decodes the first clock embedded image data to obtain the first clock signal and the first main image data. The first data driving circuit 12 detects a timing of the first main image data according to the first clock signal and corrects the timing of the first main image data when the timing of the first main image data are wrong. Further, the first data driving circuit 12 also converts the first main image data into first data voltages and outputs the first data voltages to a first display region 131 the display panel 13, such that the first display region 131 of the display panel 13 displays image.
The second encode circuit 115 embeds the second clock signal into the second training data to obtain a second clock embedded training data and outputs the second clock embedded training data to the second data driving circuit 122 under the controls of the second clock training control signal. The second data driving circuit 122 receives the second clock embedded training data and performs a second clock training to adjust a work frequency of the second data driving circuit 122 to be equal to the frequency of the second clock signal. When the work frequency of the second data driving circuit 122 is equal to the frequency of the second clock signal by the second clock training, the second data driving circuit outputs a second feedback signal to the clock embedded control circuit 112, and the clock embedded control circuit 112 stops to output the second clock training control signal. Then, the second encode circuit 114 embeds the second clock signal into the second main image data to obtain a second clock embedded image data and outputs the second clock embedded image data to the second data driving circuit 12, such that the second data driving circuit 112 receives the second clock embedded image data in a frequency same as the frequency of the second clock signal. The second data driving circuit 12 detects a timing of the second main image data according to the second clock signal and corrects the timing of the second main image data when the timing of the second main image data are wrong. Further, the second data driving circuit 12 also converts the second main image data into second data voltages and outputs the second data voltages to a second display region 132 of the display panel 13, such that the second display region 132 of the display panel 13 displays image.
The third encode circuit 116 embeds the third clock signal into the third training data to obtain a third clock embedded training data and outputs the third clock embedded training data to the third data driving circuit 123 under the controls of the third clock training control signal. The third data driving circuit 123 receives the third clock embedded training data and performs a third clock training to adjust a work frequency of the third data driving circuit 123 to be equal to the frequency of the third clock signal. When the work frequency of the third data driving circuit 123 is equal to the frequency of the third clock signal by the third clock training, the third data driving circuit 123 outputs a third feedback signal to the clock embedded control circuit 112, and the clock embedded control circuit 112 stops to output the third clock training control signal. Then, the third encode circuit 116 embeds the third clock signal into the third main image data to obtain a third clock embedded image data and outputs the third clock embedded image data to the third data driving circuit 123, such that the third data driving circuit 113 receives the third clock embedded image data in a frequency same as the frequency of the third clock signal. When the third data driving circuit 123 receives the third clock embedded image data, the third data driving circuit 123 decodes the third clock embedded image data to obtain the third clock signal and the third main image data. The third data driving circuit 123 detects a timing of the third main image data according to the third clock signal and corrects the timing of the third main image data when the timing of the third main image data are wrong. Further, the third data driving circuit 123 also converts the third main image data into third data voltages and outputs the third data voltages to a third display region 133 of the display panel 13, such that the third display region 133 of the display panel 13 displays image.
The fourth encode circuit 117 embeds the fourth clock signal into the fourth training data to obtain a fourth clock embedded training data and outputs the fourth clock embedded training data to the fourth data driving circuit 124 under the controls of the fourth clock training control signal. The fourth data driving circuit 124 receives the fourth clock embedded training data and performs a fourth clock training to adjust a work frequency of the fourth data driving circuit 124 to be equal to the frequency of the fourth clock signal. When the work frequency of the fourth data driving circuit 124 is equal to the frequency of the fourth clock signal by the fourth clock training, the fourth data driving circuit 124 outputs a fourth feedback signal to the clock embedded control circuit 112, and the clock embedded control circuit 112 stops to output the fourth clock training control signal. Then, the fourth encode circuit 117 embeds the fourth clock signal into the fourth main image data to obtain a fourth clock embedded image data and outputs the fourth clock embedded image data to the fourth data driving circuit 124, such that the fourth data driving circuit 124 receives the fourth clock embedded image data in the work frequency which is the same as the frequency of the fourth clock signal. The fourth data driving circuit 124 detects a timing of the fourth main image data according to the fourth clock signal and corrects the timing of the fourth main image data when the timing of the fourth main image data are wrong. Further, the fourth data driving circuit 124 also converts the fourth main image data into fourth data voltages and outputs the fourth data voltages to a fourth display region 134 of the display panel 13, such that the fourth display region 134 of the display panel 13 displays image.
The display panel 13 includes display periods and dummy periods each located between two adjacent display periods, and the display panel 13 displays a corresponding frame of image in each display period. The first main image data, the second main image data, the third main image data, and the fourth main image data correspond to the display periods, that is, the display panel 13 displays normal images according to the first, the second, the third and the fourth data voltages in the display period. Furthermore, the first data driving circuit 121 decodes the first clock embedded training data to obtain the first training data and converts the first training data into dummy data voltages, the second data driving circuit 122 decodes the second clock embedded training data to obtain the second training data and converts the second training data into dummy data voltages, the third data driving circuit 123 decodes the third clock embedded training data to obtain the third training data and converts the third training data into dummy data voltages, the fourth data driving circuit 124 decodes the fourth clock embedded training data to obtain the fourth training data and converts the fourth training data into dummy data voltages. The first display region 131, the second display region 132, the third display region 133, and the fourth display region 134 receives the dummy data voltages from the first, the second, the third, and the fourth data driving circuits 121, 122, 123 and 124 respectively during the dummy period.
In summary, the timing control circuit 11 transmits clock embedded data to the four data driving circuit 121, 122, 123 and 124 in four different frequencies, and EMI during data transmission can be reduced.
Step S1, display data are received and decoded to obtain a reference clock signal, a first data signal, a second data signal, a third data driving signal, and a fourth data driving signal by the data processing circuit 110, the first data signal includes first training data and first main image data, the second data signal includes second training data and second main image data, the third data signal includes third training data and third main image data, and the fourth data signal includes fourth training data and fourth main image data.
Step S2, a first clock signal, a second clock signal, a third clock signal, a fourth clock signal according to the reference clock signal is generated by the clock embedded control circuit 112, and the first clock signal, the second clock signal, the third clock signal, and the fourth clock signal have four different frequencies. In one embodiment, a frequency of the reference clock signal is defined as “f”, and each of the frequencies of the first clock signal, the second clock signal, the third clock signal, and the fourth clock signal is in the range from f*90% to f*110%.
Step S3, the first clock signal is embedded into the first training data to obtain a first clock embedded training data by the first encode circuit 114, the first clock signal is embedded into the first main image data to obtain a first clock embedded image data by the first encode circuit 114.
Step S4, the second clock signal is embedded into the second training data to obtain a second clock embedded training data by the second encode circuit 115, the second clock signal is embedded into the second main image data to obtain a second clock embedded image data by the second encode circuit 115.
Step S5, the third clock signal is embedded into the third training data to obtain a third clock embedded training data by the third encode circuit 116, the third clock signal is embedded into the third main image data to obtain a third clock embedded image data by the third encode circuit 116.
Step S6, the fourth clock signal is embedded into the fourth training data to obtain a fourth clock embedded training data by the fourth encode circuit 117, the fourth clock signal is embedded into the fourth main image data to obtain a fourth clock embedded image data by the fourth encode circuit 117.
Step S7, the first clock embedded training data outputted by a control of a first clock training control signal are received, a first clock training is performed according to the first clock embedded training data, and the first clock embedded image data are received in the frequency of the first clock signal, by the first data driving circuit 121. Furthermore, in the Step S7, a timing of the first main image data is detected according to the first clock signal and corrected when the timing of the first main image data are wrong, by the first data driving circuit 121.
Step S8, the second clock embedded training data outputted by a control of a second clock training control signal are received, a second clock training is performed according to the second clock embedded training data, and the second clock embedded image data are received in the frequency of the second clock signal, by the second data driving circuit 122. Furthermore, in the Step S8, a timing of the second main image data is detected according to the second clock signal and corrected when the timing of the second main image data are wrong, by the second data driving circuit 122.
Step S9, the third clock embedded training data are received, a third clock training is performed according to the third clock embedded training data, and the third clock embedded image data are received in the frequency of the third clock signal, by the third data driving circuit 123. Furthermore, in the Step S9, a timing of the third main image data is detected according to the third clock signal and corrected when the timing of the third main image data are wrong, by the third data driving circuit 123.
Step S10, the fourth clock embedded training data are received, a fourth clock training is performed according to the fourth clock embedded training data, and the fourth clock embedded image data are received in the frequency of the fourth clock signal, by the fourth data driving circuit 124. Furthermore, in the Step S10, a timing of the fourth main image data is detected according to the fourth clock signal and corrected when the timing of the fourth main image data are wrong, by the fourth data driving circuit 124.
Step S11, the first clock embedded image data are decoded to obtain the first main image data, and the first main image data are converted into first data voltages, by the first data driving circuit 121.
Step S12, the second clock embedded image data are decoded to obtain the second main image data, and the second main image data are converted into second data voltages, by the second data driving circuit 122.
Step S13, the third clock embedded image data are decoded to obtain the third main image data, and the third main image data are converted into third data voltages, by the third data driving circuit 123.
Step S14, the fourth clock embedded image data are decoded to obtain the fourth main image data, and the fourth main image data are converted into fourth data voltages, by the fourth data driving circuit 124.
Step S15, the first data voltages, the second data voltages, the third data voltages, and the fourth data voltages are output to the four display region 131, 132, 133 and 134 respectively.
Step S16, images are displayed according to the first data voltages, the second data voltages, the third data voltages and the fourth data voltages, by the display panel 13.
Step S21, display data are received and decoded to obtain a reference clock signal, a first data signal, a second data signal, a third data driving signal, and a fourth data driving signal by the data processing circuit 110, the first data signal includes first training data and first main image data, the second data signal includes second training data and second main image data, the third data signal includes third training data and third main image data, and the fourth data signal includes fourth training data and fourth main image data.
Step S22, a first clock signal, a second clock signal, a third clock signal, a fourth clock signal according to the reference clock signal is generated by the clock embedded control circuit 112, and the first clock signal, the second clock signal, the third clock signal, and the fourth clock signal have four different frequencies. In one embodiment, a frequency of the reference clock signal is defined as “f”, and each of the frequencies of the first clock signal, the second clock signal, the third clock signal, and the fourth clock signal is in the range from f*90% to f*110%.
Step S23, the first clock signal is embedded into the first training data to obtain a first clock embedded training data by the first encode circuit 114, the first clock signal is embedded into the first main image data to obtain a first clock embedded image data by the first encode circuit 114.
Step S24, the second clock signal is embedded into the second training data to obtain a second clock embedded training data by the second encode circuit 115, the second clock signal is embedded into the second main image data to obtain a second clock embedded image data by the second encode circuit 115.
Step S25, the third clock signal is embedded into the third training data to obtain a third clock embedded training data by the third encode circuit 116, the third clock signal is embedded into the third main image data to obtain a third clock embedded image data by the third encode circuit 116.
Step S26, the fourth clock signal is embedded into the fourth training data to obtain a fourth clock embedded training data by the fourth encode circuit 117, the fourth clock signal is embedded into the fourth main image data to obtain a fourth clock embedded image data by the fourth encode circuit 117.
Step S27, the first clock embedded training data, the first clock embedded image data are output by the first encode circuit 114 in series.
Step S28, the second clock embedded training data, the second clock embedded image data are output by the second encode circuit 115 in series.
Step S29, the third clock embedded training data, the third clock embedded image data are output by the third encode circuit 116 in series.
Step S30, the fourth clock embedded training data, the fourth clock embedded image data are output by the fourth encode circuit 117 in series.
It can be understood, in an alternative embodiment, the display device 10 can only include the first and the second data driving circuits 121 and 122, and the timing control circuit 11 can only includes the first encode circuit 114 and the second encode circuit 115.
It is to be further understood that even though numerous characteristics and advantages of preferred and exemplary embodiments have been set out in the foregoing description, together with details of the structures and functions of the embodiments, the disclosure is illustrative only; and that changes may be made in detail, especially in matters of shape, size and arrangement of parts within the principles of the present disclosure to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.
| Number | Date | Country | Kind |
|---|---|---|---|
| 101150639 A | Dec 2012 | TW | national |
| Number | Name | Date | Kind |
|---|---|---|---|
| 8884934 | Jeon et al. | Nov 2014 | B2 |
| 20110181558 | Jeon et al. | Jul 2011 | A1 |
| Number | Date | Country |
|---|---|---|
| P2009-115936 | May 2009 | JP |
| P2011-221487 | Nov 2011 | JP |
| P2011-513790 | Jul 2014 | JP |
| Number | Date | Country | |
|---|---|---|---|
| 20140184582 A1 | Jul 2014 | US |
