Patent Grant
11829042
One embodiment of the present invention relates to a display device. In particular, one embodiment of the present invention relates to a display device using a transistor having an oxide semiconductor.
Recently, a transistor using an oxide semiconductor as a channel has been developed in place of amorphous silicon, a low-temperature polysilicon, and a single-crystal silicon (e.g., Japanese laid-open patent publication No. 2014-146819 and Japanese laid-open patent publication No. 2015-159315). The transistor using an oxide semiconductor as the channel is formed in a simple-structured, low-temperature process similar to a transistor using amorphous silicon as a channel. It is known that the transistor using an oxide semiconductor as a channel has higher mobility than the transistor using amorphous silicon as a channel and has a very low off-current.
Recently, a pixel size of a display device has been reduced. With the reduction of the pixel size, the reduction of a wiring width and transistor size is being studied. However, there is a limitation to these reductions, and an opening ratio is reduced due to arrangements of a metal layer and a semiconductor layer constituting a pixel circuit. Therefore, a transistor using an oxide semiconductor layer as a channel is being developed in which sufficient characteristics for driving a pixel circuit can be obtained even if the transistor size is small is used for a transistor of a pixel circuit.
A display device according to an embodiment of the present disclosure includes, a first transistor provided with an oxide semiconductor layer, a first gate wiring facing the oxide semiconductor layer and a first gate insulating layer between the oxide semiconductor layer and the first gate wiring, a first transparent conductive layer provided on at least a first insulating layer on the first transistor, the first transparent conductive layer having an area overlapping the gate wiring and being in contact with the oxide semiconductor layer in a first contact area not overlapping the gate wiring, a second transparent conductive layer provided above at least a second insulating layer on the first transparent conductive layer and being in contact with the first transparent conductive layer at a second contact layer overlapping the gate wiring, a third transparent conductive layer provided between the second transparent conductive layer and the second insulating layer, a fourth transparent conductive layer provided above the second transparent conductive layer, a third insulating layer provided between the second transparent conductive layer and the third transparent conductive layer; and a fourth insulating layer provided between the second transparent conductive layer and the fourth transparent conductive layer, wherein the third insulating layer includes an opening pattern overlapping the second contact area.
A display device according to an embodiment of the present disclosure includes, a first transistor provided with an oxide semiconductor layer, a first gate wiring facing the oxide semiconductor layer and a first gate insulating layer between the oxide semiconductor layer and the first gate wiring, a first transparent conductive layer provided above a first insulating layer above the first transistor and in contact with the oxide semiconductor in a first contact area, a second transparent conductive layer provided over a second insulating layer over the first transparent conductive layer and electrically connected to the first transparent conductive layer in a second contact area overlapping the gate wiring, and an island-shaped electrode in contact with the first transparent conductive layer in the second contact area and in contact with the second transparent conductive layer.
As a display device pixel is scaled down, a pixel electrode is more susceptible to capacitive coupling due to a signal line. If an attempt is made to drive a scaled down pixel at a high speed, the effect of crosstalk in which the potential of the pixel electrode changes due to the potential of the signal line may become apparent.
One object of an embodiment of the present invention is to reduce crosstalk in the miniaturized pixel in a display device.
Embodiments of the present invention will be described below with reference to the drawings. The following disclosure is merely an example. A configuration that can be easily conceived by a person skilled in the art by appropriately changing the configuration of the embodiment while maintaining the gist of the invention is naturally included in the scope of the present invention. For the sake of clarity of description, the drawings may be schematically represented with respect to widths, thicknesses, shapes, and the like of the respective parts in comparison with actual embodiments. However, the shape shown is merely an example and does not limit the interpretation of the present invention. In this specification and each of the drawings, the same symbols are assigned to the same components as those described previously with reference to the preceding drawings, and a detailed description thereof may be omitted as appropriate.
In the embodiments of the present invention, a direction from a substrate to an oxide semiconductor layer is referred to as upper or above. On the contrary, a direction from the oxide semiconductor layer to the substrate is referred to as lower or below. As described above, for convenience of explanation, although the phrase “above” or “below” is used for explanation, for example, a vertical relationship between the substrate and the oxide semiconductor layer may be arranged in a different direction from that shown in the drawing. In the following description, for example, the expression “the oxide semiconductor layer on the substrate” merely describes the vertical relationship between the substrate and the oxide semiconductor layer as described above, and other members may be arranged between the substrate and the oxide semiconductor layer. Above or below means a stacking order in a structure in which multiple layers are stacked, and when it is expressed as a pixel electrode above a transistor, it may be a positional relationship where the transistor and the pixel electrode do not overlap each other in a plan view. On the other hand, when it is expressed as a pixel electrode vertically above a transistor, it means a positional relationship where the transistor and the pixel electrode overlap each other in a plan view.
“Display device” refers to a structure configured to display an image using electro-optic layers. For example, the term display device may refer to a display panel including the electro-optic layer, or it may refer to a structure in which other optical members (e.g., polarizing member, backlight, touch panel, etc.) are attached to a display cell. The “electro-optic layer” can include a liquid crystal layer, an electroluminescence (EL) layer, an electrochromic (EC) layer, and an electrophoretic layer, as long as there is no technical contradiction. Therefore, although the embodiments described later will be described by exemplifying a liquid crystal display device including a liquid crystal layer as the display device, the structure in the present embodiment can be applied to a display device including the other electro-optical layers described above.
The expressions “α includes A, B, or C”, “α includes any of A, B, and C”, and “α includes one selected from a group consisting of A, B, and C” do not exclude the case where α includes multiple combinations of A to C unless otherwise specified. Furthermore, these expressions do not exclude the case where α includes other elements.
The following embodiments may be combined with each other as long as there is no technical contradiction.
[1-1. Configuration of Display Device 10]
A configuration of a display device 10 according to an embodiment of the present invention will be described with reference to
As shown in
[1-2. Configuration of Transistor Tr1]
The transistor Tr1 has an oxide semiconductor layer OS, a gate insulating layer GI1, and a gate electrode GL1. The gate electrode GL1 faces the oxide semiconductor layer OS. The gate insulating layer GI1 is provided between the oxide semiconductor layer OS and the gate electrode GL1. In the present embodiment, although a top gate type transistor in which the oxide semiconductor layer OS is provided closer to the substrate SUB than the gate electrode GL1 is exemplified, a bottom gate type transistor in which a positional relationship between the gate electrode GL1 and the oxide semiconductor layer OS is reversed may be used as the display device.
The oxide semiconductor layer OS includes oxide semiconductor layers OS1, OS2. The oxide semiconductor layer OS1 is an area overlapping the gate electrode GL1 in a plan view. The oxide semiconductor layer OS1 functions as a semiconductor layer and is switched between a conductive state and a non-conductive state according to a voltage supplied to the gate electrode GL1. That is, the oxide semiconductor layer OS1 functions as a channel for the transistor Tr1. The oxide semiconductor layer OS2 functions as a conductive layer. The oxide semiconductor layers OS1, OS2 are formed from the same oxide semiconductor layer. For example, the oxide semiconductor layer OS2 is a low resistance oxide semiconductor layer formed by doping impurities into a layer which has the same physical properties as the oxide semiconductor layer OS1.
An insulating layer IL2 is provided above the gate electrode GL1. A wiring W1 is provided above the insulating layer IL2. The wiring W1 is connected to the oxide semiconductor layer OS2 via an opening WCON provided in the insulating layer IL2 and the gate insulating layer GI1. An area where the wiring W1 and the oxide semiconductor layer OS2 are in contact with each other is referred to as a third contact area CON3. The third contact area CON3 is provided in the opening WCON. The wiring W1 is in contact with the oxide semiconductor layer OS2 in the third contact area CON3 not overlapping the gate electrode GL1 in a plan view. A data signal related to pixel gradation is transmitted to the wiring W1. An insulating layer IL3 is provided above the insulating layer IL2 and the wiring W1. The connecting electrode ZTCO (also referred to as the first transparent conductive layer) is provided above the insulating layer IL3. The connecting electrode ZTCO is connected to the oxide semiconductor layer OS2 via an opening ZCON provided in the insulating layers IL3, IL2, and the gate insulating layer GI1. The connecting electrode ZTCO is in contact with the oxide semiconductor layer OS2 at the bottom of the opening ZCON. The connecting electrode ZTCO is a transparent conductive layer.
An area where the connecting electrode ZTCO and the oxide semiconductor layer OS2 are in contact with each other is referred to as a first contact area CON1. The first contact area CON1 is provided in the opening ZCON. Although described in detail later, the connecting electrode ZTCO is in contact with the oxide semiconductor layer OS2 in the first contact area CON1 not overlapping the gate electrode GL1 and the wiring W1 in a plan view. The first contact area CON1 is included in the display area of a pixel in a plan view. The connecting electrode ZTCO does not overlap the third contact area CON3.
For example, when a transparent conductive layer such as an ITO layer is formed in contact with a semiconductor layer such as a silicon layer, a surface of the semiconductor layer is oxidized by a process gas or oxygen ions at the time of deposition of an ITO film. Since an oxide layer formed on the surface of the semiconductor layer is high resistance, a contact resistance between the semiconductor layer and the transparent conductive layer is increased. As a result, there is a defect in an electrical contact between the semiconductor layer and the transparent conductive layer. On the other hand, even if the above transparent conductive layer is formed so as to be in contact with the oxide semiconductor layer, a high resistance oxide layer as described above is not formed on a surface of the oxide semiconductor layer. Therefore, there is no defect in the electrical contact between the oxide semiconductor layer and the transparent conductive layer.
An insulating layer IL4 is provided above the connecting electrode ZTCO. The insulating layer IL4 releases (relieves) a step formed from a structure provided below the insulating layer IL4. The insulating layer IL4 may be referred to as a flattened film. The common electrode CTCO1 (also referred to as a third transparent conductive layer) is provided above the insulating layer IL4. In
The common auxiliary electrode CMTL and the common electrode CTCO2 (also referred to as a fourth transparent conductive layer) are provided above the insulating layer IL6. As will be described in detail later, the common auxiliary electrode CMTL and the common electrode CTCO2 have different plane patterns. The common auxiliary electrode CMTL is a metal layer. The common electrode CTCO2 is a transparent conductive layer. The common electrode CTCO2 faces the pixel electrode PTCO via the insulating layer IL6, thereby configuring a storage capacitor (see
The same potential is supplied to the common electrode CTCO1, the common auxiliary electrode CMTL, and the common electrode CTCO2. The potential is preferably a reference potential relative to a pixel potential supplied to the pixel electrode PTCO. Therefore, an electric field is formed between the common electrode CTCO2 and the pixel electrode PTCO via a slit of the common electrode CTCO2 as described above (see
The spacer SP is provided for a part of the pixels. For example, the spacer SP may be provided for any one pixel of a blue pixel, a red pixel, and a green pixel. However, the spacer SP may be provided for all the pixels. A height of the spacer SP is half a height of a cell gap. A spacer is also provided on a counter substrate, and the spacer on the counter substrate and the above spacer SP overlap in a plan view.
The spacer SP can adopt not only such a structure but also a structure having a height corresponding to the cell gap and can adopt a structure of simply filling the second contact area CON2.
A light-shielding layer LS is provided between the transistor Tr1 and the substrate SUB. In the present embodiment, light-shielding layers LS1, LS2 are provided as the light-shielding layer LS. However, the light-shielding layer LS may be formed of only the light-shielding layer LS1 or LS2. In a plan view, the light-shielding layer LS is provided in an area where the gate electrode GL1 and the oxide semiconductor layer OS overlap. In a plan view, the light-shielding layer LS is provided in an area overlapping the oxide semiconductor layer OS1. The light-shielding layer LS suppresses the light incident from the substrate SUB side from reaching the oxide semiconductor layer OS1. In the case where a conductive layer is used as the light-shielding layer LS, a voltage may be applied to the light-shielding layer LS to control the oxide semiconductor layer OS1. In the case where a voltage is applied to the light-shielding layer LS, the light-shielding layer LS and the gate electrode GL1 may be connected in a peripheral area of the pixel circuit. In a plan view, the above third contact area CON3 and the first contact area CON1 are provided in an area not overlapping the light-shielding layer LS and the gate electrode GL1.
[1-3. Configuration of Transistor Tr2]
The transistor Tr2 has a p-type transistor Tr2-1 and an n-type transistor Tr2-2.
The p-type transistor Tr2-1 and the n-type transistor Tr2-2 both include a gate electrode GL2, a gate insulating layer GI2, and a semiconductor layer S. The gate electrode GL2 faces the semiconductor layer S. The gate insulating layer GI2 is provided between the semiconductor layer S and the gate electrode GL2. In the present embodiment, although a bottom gate type transistor in which the gate electrode GL2 is provided closer to the substrate SUB than the semiconductor layer S is exemplified, a top gate type transistor in which a positional relationship between the semiconductor layer S and the gate electrode GL2 is reversed may be used as the display device.
The semiconductor layer S of the p-type transistor Tr2-1 includes the semiconductor layers S1, S2. The semiconductor layer S of the n-type transistor Tr2-2 includes the semiconductor layers S1, S2, and S3. The semiconductor layer S1 is a semiconductor layer overlapping the gate electrode GL2 in a plan view. The semiconductor layer S1 functions as a channel for the transistors Tr2-1 and Tr2-2. The semiconductor layer S2 functions as a conductive layer. The semiconductor layer S3 functions as a conductive layer with a higher resistance than the semiconductor layer S2. The semiconductor layer S3 suppresses hot carrier degradation by attenuating hot carriers intruding toward the semiconductor layer S1.
An insulating layer IL1 and the gate insulating layer GI1 are provided on the semiconductor layer S. In the transistor Tr2, the gate insulating layer GI1 simply functions as an interlayer film. A wiring W2 is provided above these insulating layers. The wiring W2 is connected to the semiconductor layer S via an opening provided in the insulating layer IL1 and the gate insulating layer GI1. The insulating layer IL2 is provided on the wiring W2. The wiring W1 is provided on the insulating layer IL2. The wiring W1 is connected to the wiring W2 via an opening provided in the insulating layer IL2.
The gate electrode GL2 and the light-shielding layer LS2 are the same layer. The wiring W2 and the gate electrode GL1 are the same layer. The same layer means that multiple members are formed from one patterned layer.
[1-4. Plane Layout of Display Device 10]
A plane layout of a pixel of the display device 10 will be described with reference to
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
In other words, the oxide semiconductor layer OS is connected to the connecting electrode ZTCO at the other end in the longitudinal direction of the oxide semiconductor layer OS. The connecting electrode ZTCO is formed in a long shape extending in the direction D2 similar to the oxide semiconductor layer OS. In the direction D1, a width of the connecting electrode ZTCO is smaller than a width of the oxide semiconductor layer OS.
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
[1-5. Materials of Each Member of Display Device 10]
A rigid substrate having light transmittance and no flexibility, such as a glass substrate, a quartz substrate, and a sapphire substrate can be used as the substrate SUB. On the other hand, in the case where the substrate SUB needs to have flexibility, a flexible substrate containing a resin and having flexibility, such as a polyimide substrate, an acrylic substrate, a siloxane substrate, or a fluororesin substrate can be used as the substrate SUB. In order to improve the heat resistance of the substrate SUB, impurities may be introduced into the above resin.
General metal materials can be used as the gate electrodes GL1, GL2, the wirings W1, W2, the light-shielding layer LS, and the common auxiliary electrode CMTL. For example, aluminum (Al), titanium (Ti), chromium (Cr), cobalt (Co), nickel (Ni), molybdenum (Mo), hafnium (Hf), tantalum (Ta), tungsten (W), bismuth (Bi), and silver (Ag), or alloys or compounds thereof are used as members of these electrodes and the like. The above materials may be used in a single layer or a stacked layer as the members of the above electrodes and the like.
For example, a stacked structure of Ti/Al/Ti is used as the gate electrode GL1. In the present embodiment, the cross-sectional shape of a pattern end of the gate electrode GL1 having the above stacked structure is a forward taper shape.
General insulating materials can be used as the gate insulating layers GI1, GI2, and the insulating layers IL1 to IL6. For example, inorganic insulating layers such as silicon oxide (SiOx), silicon oxynitride (SiOxNy), silicon nitride (SiNx), silicon nitride oxide (SiNxOy), aluminum oxide (AlOx), aluminum oxynitride (AlOxNy), aluminum nitride oxide (AlNxOy), aluminum nitride (AlNx), and the like can be used as the insulating layers IL1 to IL3, IL5 and IL6. Low-defect insulating layers can be used as the insulating layers. Organic insulating materials such as a polyimide resin, an acrylic resin, an epoxy resin, a silicone resin, a fluororesin, or a siloxane resin can be used as the insulating layer IL4. The above organic insulating materials may be used as the gate insulating layers GI1, GI2, and the insulating layers IL1 to IL3, IL5, and IL6. The above insulating materials may be used in a single layer or a stacked layer as a member of the insulating layer and the like.
SiOx with a thickness of 100 nm is used as the gate insulating layer GI1 as an example of the above insulating layer. SiOx/SiNx/SiOx with a total thickness of 600 nm to 700 nm is used as the insulating layer IL1. SiOx/SiNx with a total thickness of 60 nm to 100 nm is used as the gate insulating layer GI2. SiOx/SiNx/SiOx with a total thickness of 300 nm to 500 nm is used as the insulating layer IL2. SiOx with a total thickness of 200 nm to 500 nm (single layer), SiNx (single layer), or a stack layer thereof is used as the insulating layer IL3. The organic layer with a thickness of 2 μm to 4 μm is used as the insulating layer IL4. SiNx (single layer) with a thickness of 50 nm to 150 nm is used as the insulating layer IL5.
The above SiOxNy and AlOxNy are silicon compounds and aluminum compounds containing nitrogen (N) in a smaller ratio (x>y) than oxygen (O). The above SiNxOy and AlNxOy are silicon compounds and aluminum compounds containing oxygen in a smaller ratio (x>y) than nitrogen.
A metal oxide having semiconductor characteristics can be used as the oxide semiconductor layer OS. The oxide semiconductor layer OS has light transmittance. For example, an oxide semiconductor containing indium (In), gallium (Ga), zinc (Zn), and oxygen (O) can be used as the oxide semiconductor layer OS. In particular, an oxide semiconductor having a composition ratio of In:Ga:Zn:O=1:1:1:4 can be used. However, the oxide semiconductor containing In, Ga, Zn, and O used in the present embodiment is not limited to the above composition, and an oxide semiconductor having a composition different from that described above can also be used. For example, the ratio of In may be larger than that described above to improve mobility. The ratio of Ga may be larger to increase the band gap and reduce the influence of light irradiation.
Other elements may be added to the oxide semiconductor containing In, Ga, Zn, and O. For example, a metal element such as Al or Sn may be added to the oxide semiconductor. In addition to oxide semiconductor described above, an oxide semiconductor containing In and Ga (IGO), an oxide semiconductor containing In and Zn (IZO), an oxide semiconductor containing In, Sn, and Zn (ITZO), and an oxide semiconductor containing In and W may be used as the oxide semiconductor layer OS. The oxide semiconductor layer OS may be amorphous or crystalline. The oxide semiconductor layer OS may be a mixed phase of amorphous and crystalline.
A transparent conductive layer is used as the connecting electrode ZTCO, the common electrode CTCO1, the pixel electrode PTCO, and the common electrode CTCO2. A mixture of indium oxide and tin oxide (ITO) and a mixture of indium oxide and zinc oxide (IZO) can be used as the transparent conductive layer. Materials other than the above may be used as the transparent conductive layer.
As described above, according to the display device 10 according to the present embodiment, conduction between the oxide semiconductor layer OS and the connecting electrode ZTCO can be ensured by directly contacting the oxide semiconductor layer OS and the connecting electrode ZTCO in the transistor Tr1. Therefore, there is no need to provide a metal layer between the oxide semiconductor layer OS and the connecting electrode ZTCO. With this configuration, since light is not blocked in the opening ZCON (the first contact area CON1), it is possible to suppress a decrease in the opening ratio. Since the layer exposed to the display area is the oxide semiconductor layer OS having light transmittance in which unevenness in transmitted light hardly occurs as in a silicon layer, it is possible to suppress the occurrence of display unevenness.
As the display device pixel is scaled down, the pixel electrode is more susceptible to capacitive coupling due to the signal line. If an attempt is made to drive a scaled down pixel at a high speed, the effect of crosstalk in which the potential of the pixel electrode changes due to the potential of the signal line may become apparent.
In the display device 10 according to an embodiment of the present invention, the common electrode CTCO1 is provided to intersect the wiring W1-1 and the wiring W1-2 extending in the direction D2. The common electrode CTCO1 is provided along the direction D1 so as to cross a plurality of pixels. Therefore, the wirings W1-1, 1-2 and the pixel electrode PTCO can be shielded by the common electrode CTCO1. Therefore, it is possible to reduce the capacitive coupling between the wirings W1-1, W1-2 and the pixel electrode. In the display area of the pixel, the storage capacitor by the pixel electrode PTCO, the insulating layer IL5, and the common electrode CTCO1 can be added to the storage capacitor by the pixel electrode PTCO and the insulating layer IL6. As a result, storage capacity can be increased, so that the effect of the potential due to the capacitive coupling can be reduced. As described above, in the display device 10, since the effect of the potential due to capacitive coupling can be reduced in the scaled down pixel, it is possible to reduce crosstalk.
A configuration of a display device 10A according to an embodiment of the present invention will be described with reference to
As shown in
The insulating layer IL5 is provided on the common electrodes CTCO1-1 and CTCO1-2. The pixel electrode PTCO is provided on the insulating layer IL5. The pixel electrode PTCO is connected to the common electrode CTCO1-2 via the opening ACON provided in the insulating layer IL5. The pixel electrode PTCO faces the common electrode CTCO1-1 with the insulating layer IL4 interposed therebetween. That is, in the opening ACON, an area where the pixel electrode PTCO and the common electrode CTCO1-2 are in contact with each other is referred to as a fifth contact area CON5. The fifth contact area CON5 is provided in the opening ACON. As described above, the pixel electrode PTCO may be provided above the common electrode CTCO2. A part of the opening ACON is provided so as to overlap the opening PCON. That is, the fifth contact area CON5 at least partially overlaps the fourth contact area CON4. The fifth contact area CON5 is provided above the gate electrode GL1. The common electrode CTCO1-2 overlaps the gate electrode GL1. By providing the fifth contact area CON5 and the common electrode CTCO1-2 above the gate electrode GL1, the light is not blocked in the opening ACON so that it is possible to suppress a decrease in the opening ratio.
The insulating layer IL6 is provided on the pixel electrode PTCO. The common electrode CTCO1-1 faces the common electrode CTCO2 via the insulating layer IL6. The opening OP of the common electrode CTCO2 overlaps the opening ACON and the opening PCON.
According to the display device 10A of the present embodiment, the same effects as those of the display device 10 of the first embodiment can be obtained. In the display device 10A, the common electrode CTCO1-2 is provided inside the opening PCON provided in the insulating layer IL4. The common electrode CTCO1-2 provided inside the opening PCON serves to block hydrogen entering from the outside. As a result, it is possible to suppress the penetration of hydrogen into the oxide semiconductor layer OS. Therefore, it is possible to suppress fluctuations in the characteristic of the transistor Tr1 due to hydrogen intrusion into the oxide semiconductor layer OS.
A configuration of a display device 10B according to an embodiment of the present invention will be described with reference to
As shown in
According to the display device 10B of the present embodiment, the same effects as those of the display device 10 of the first embodiment can be obtained.
A configuration of a display device 10C according to an embodiment of the present invention will be described with reference to
As shown in
According to the display device 10C of the present embodiment, the same effects as those of the display device 10 of the first embodiment can be obtained. Further, by providing the second area in the common electrode CTCO1, the resistance of the entire common electrode CTCO1 can be reduced.
By providing the second area in the common electrode CTCO1, the influence received by the pixel electrode PTCO from the wiring W1 and the wiring W2 can be reduced.
A configuration of a display device 10D according to an embodiment of the present invention will be described with reference to
As shown in
According to the display device and 10D of the present embodiment, the same effects as those of the display device 10 of the first embodiment can be obtained.
A description of the entire configuration of the display device described in the first to fifth embodiments will be described with reference to
[6-1. Outline of Display Device 20B]
A seal area 24B provided with the seal part 400B is an area around the liquid crystal area 22B. The FPC 600B is provided in a terminal area 26B. The terminal area 26B is an area where the array substrate 300B is exposed from the counter substrate 500B and is provided on the outside the seal area 24B. The outside of the seal area means an area provided with the seal part 400B and the outside of the area surrounded by the seal part 400B. The IC chip 700B is provided on the FPC 600B. The IC chip 700B supplies a signal for driving each pixel circuit 310B. The seal area 24B or the area where the seal area 24B and the terminal area 26B are combined is an area that surrounds the liquid crystal area 22B (the display area). These areas are sometimes referred to as a “frame area”. The transistor Tr2 is provided in the frame area.
[6-2. Circuit Configuration of Display Device 20B]
A source wiring 321B extends from the source driver circuit 320B in the direction D1 and is connected to the plurality of pixel circuits 310B arranged in the direction D1. A gate wiring 331B extends from the gate driver circuit 330B in the direction D2 and is connected to the plurality of pixel circuits 310B arranged in the direction D2.
A terminal part 333B is provided in the terminal area 26B. The terminal part 333B and the source driver 320B are connected by a connected wiring 341B. Similarly, the terminal part 333B and the gate driver circuit 330B are connected by the connecting wiring 341B. When the FPC 600B is connected to the terminal part 333B, an external device to which the FPC 600B is connected and the display device 20B are connected, and each pixel circuit 310B provided in the display device 20B is driven by a signal from the external device.
The transistor Tr1 shown in the first embodiment and the second embodiment is used in the pixel circuit 310B. The transistor Tr2 shown in the first embodiment and the second embodiment is applied to the transistor included in the source driver circuit 320B and the gate driver circuit 330B.
[Pixel Circuit 310B in Display Device 20B]
In the present embodiment, for convenience of explanation, although 830B is referred to as a source electrode and 840B is referred to as a drain electrode, the function as a source and the function as a drain may be replaced in each electrode.
Each of the embodiments described above as an embodiment of the present invention can be appropriately combined and implemented as long as they do not contradict each other. Further, the addition, deletion, or design change of components as appropriate by those skilled in the art based on each embodiment are also included in the scope of the present invention as long as they are provided with the gist of the present invention.
It is understood that, even if the effect is different from those provided by each of the above-described embodiments, the effect obvious from the description in the specification or easily predicted by persons ordinarily skilled in the art is apparently derived from the present invention.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2021-056081 | Mar 2021 | JP | national |
This application is a continuation of U.S. patent application Ser. No. 17/704,211, filed on Mar. 25, 2022, which application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2021-056081 filed on Mar. 29, 2021, the entire contents of which are incorporated herein by reference.
| Number | Name | Date | Kind |
|---|---|---|---|
| 20220276540 | Wang | Sep 2022 | A1 |
| Number | Date | Country | |
|---|---|---|---|
| 20230123073 A1 | Apr 2023 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 17704211 | Mar 2022 | US |
| Child | 18068310 | US |
