The present disclosure relates to a high-definition, high-contrast display device including pixel units including self-luminous light emitters such as light-emitting diodes (LEDs) and organic electroluminescence (EL) elements arranged in a matrix, in which image data is written to the pixel units using selection signals and emission signals.
A known display device includes multiple self-luminous light emitters such as LEDs and EL elements. Each light emitter emits light with a luminance level corresponding to the level of a current flowing through it from the anode to the cathode. Such light emitters are driven by thin film transistors (TFT). Each TFT receives an image signal written to a gate node through a source line while a gate line is active. The light intensity of each light emitter is thus controlled with a current in accordance with a gate voltage of the corresponding TFT, thus expressing tones (refer to, for example, Patent Literatures 1 and 2).
The tone control for light emitters with the known techniques described in Patent Literatures 1 and 2 simply uses a current applied to the light emitters. For a range of low tones, the light emitters are driven with a low current. With a current in a low current range, light emitters such as LEDs can have an extremely lower luminous efficiency and largely varying characteristics including a change in luminescent chromaticity (luminous wavelength), thus possibly degrading the display quality. This can be more notable in a display device intending to achieve a high target contrast ratio.
Patent Literature 1: Japanese Unexamined Patent Application Publication No. 2003-58106
Patent Literature 2: Japanese Unexamined Patent Application Publication No. 2004-133240
A display device according to an aspect of the present disclosure includes a plurality of pixel units arranged in a matrix of rows and columns. Each of the plurality of pixel units includes a light emitter and a pixel circuit. The light emitter emits light with a luminance level changeable in response to a level of a current. The pixel circuit causes the light emitter to emit light with a luminance level corresponding to a tone resulting from an image signal. The pixel circuit includes a low-tone driver that drives the light emitter in response to a tone resulting from an image signal being within a low-tone range of tones below or equal to a predetermined tone and does not drive the light emitter in response to a tone resulting from an image signal being within a high-tone range of tones above the predetermined tone, and a high-tone driver that does not drive the light emitter in response to a tone resulting from an image signal being within the low-tone range and drives the light emitter in response to a tone resulting from an image signal being within the high-tone range.
The objects, features, and advantages of the present invention will become more apparent from the following detailed description and the drawings.
One or more embodiments of the present invention will now be described in detail with reference to the drawings.
The display device 10 includes pixel circuits A that operate in response to image signals input by an external device. Each pixel circuit A operates in two different time periods, a low-tone emission period W11 and a high-tone emission period W12 as shown in
The pixel circuit A includes a low-tone driver A1 and a high-tone driver A2. The low-tone driver A1 drives the light emitter 11 in response to a tone resulting from an image signal being within a low-tone range of tones below or equal to a predetermined tone, and does not drive the light emitter 11 in response to a tone resulting from an image signal being within a high-tone range of tones above the predetermined tone. The high-tone driver A2 does not drive the light emitter 11 in response to a tone resulting from an image signal being within the low-tone range, and drives the light emitter 11 in response to a tone resulting from an image signal being within the high-tone range. The low-tone driver A1 and the high-tone driver A2 are selectively driven independently of each other.
The display device 10 includes m data signal lines Sig (1) to (m) (collectively referred to as data signal lines Sig) arranged in each column in the matrix of the multiple pixel units 12, n low-tone scanning lines GL(L) (1) to (n) (collectively referred to as low-tone scanning lines GL(L)) arranged in each row in the matrix, high-tone scanning lines GL(H) (1) to (n) (collectively referred to as high-tone scanning lines GL(H)) arranged in each row in the matrix, low-tone emission control lines EMI(L) (1) to (n) (collectively referred to as low-tone emission control lines EMI(L)) arranged in each row in the matrix, high-tone emission control lines EMI(H) (1) to (n) (collectively referred to as high-tone emission control lines EMI(H)) arranged in each row in the matrix, a signal line drive circuit 14 to output image signals to the data signal lines Sig, a scanning line drive circuit 15 to output selection signals to the low-tone scanning lines GL(L) and the high-tone scanning lines GL(H), a first power supply line VDD through which electric power is supplied, and a second power supply line VSS having an electric potential different from an electric potential of the first power supply line VDD (e.g., a predetermined positive potential), such as a predetermined negative potential or a ground potential. With the second power supply line VSS having a ground potential, the pixel circuit A and its peripheral circuits operate substantially at a positive potential alone, more likely with a simpler circuit structure.
Each pixel unit 12 includes a pixel circuit including a low-tone scanning transistor Tg(L), a high-tone scanning transistor Tg(H), a low-tone capacitor C(L), a high-tone capacitor C(H), a low-tone drive transistor Td(L), a high-tone drive transistor Td(H), a low-tone emission control transistor Ts(L), and a high-tone emission control transistor Ts(H). The low-tone scanning transistor Tg(L) has a gate terminal connected to the low-tone scanning line GL(L) and a source terminal connected to the data signal line Sig. The high-tone scanning transistor Tg(H) has a gate terminal connected to the high-tone scanning line GL(H) and a source terminal connected to the data signal line Sig. The low-tone capacitor C(L) has a first terminal connected to a drain terminal of the low-tone scanning transistor Tg(L) and a second terminal connected to the first power supply line VDD. The high-tone capacitor C(H) has a first terminal connected to a drain terminal of the high-tone scanning transistor Tg(H) and a second terminal connected to the first power supply line VDD. The low-tone drive transistor Td(L) has a gate terminal connected to the first terminal of the low-tone capacitor C(L) and a source terminal connected to the first power supply line VDD. The high-tone drive transistor Td(H) has a gate terminal connected to the first terminal of the high-tone capacitor C(H) and a source terminal connected to the first power supply line VDD. The low-tone emission control transistor Ts(L) has a gate terminal connected to the low-tone emission control line EMI(L), a drain terminal connected to the anode of the light emitter 11, and a source terminal connected to a drain terminal of the low-tone drive transistor Td(L). The high-tone emission control transistor Ts(H) has a gate terminal connected to the high-tone emission control line EMI(H), a drain terminal connected to the anode of the light emitter 11, and a source terminal connected to a drain terminal of the high-tone drive transistor Td(H).
As described above, the low-tone driver A1 includes the low-tone scanning transistor Tg(L) having the gate terminal connected to the low-tone scanning line GL(L) and the source terminal connected to the data signal line Sig, the low-tone capacitor C(L) having the first terminal connected to the drain terminal of the low-tone scanning transistor Tg(L) and the second terminal connected to the first power supply line VDD, the low-tone drive transistor Td(L) having the gate terminal connected to the first terminal of the low-tone capacitor C(L) and the source terminal connected to the first power supply line VDD, and the low-tone emission control transistor Ts(L) having the gate terminal connected to the low-tone emission control line EMI(L), the drain terminal connected to the anode of the light emitter 11, and the source terminal connected to the drain terminal of the low-tone drive transistor Td(L).
The high-tone driver A2 includes the high-tone scanning transistor Tg(H) having the gate terminal connected to the high-tone scanning line GL(H) and the source terminal connected to the data signal line Sig, the high-tone capacitor C(H) having the first terminal connected to the drain terminal of the high-tone scanning transistor Tg(H) and the second terminal connected to the first power supply line VDD, the high-tone drive transistor Td(H) having the gate terminal connected to the first terminal of the high-tone capacitor C(H) and the source terminal connected to the first power supply line VDD, and the high-tone emission control transistor Ts(H) having the gate terminal connected to the high-tone emission control line EMI(H), the drain terminal connected to the anode of the light emitter 11, and the source terminal connected to the drain terminal of the high-tone drive transistor Td(H).
The light emitter 11 is connected in series between the drain terminal of the low-tone emission control transistor Ts(L) and the second power supply line VSS and between the drain terminal of the high-tone emission control transistor Ts(H) and the second power supply line VSS. More specifically, the light emitter 11 has the anode connected in parallel to the drain terminal of the low-tone emission control transistor Ts(L) and the drain terminal of the high-tone emission control transistor Ts(H). The light emitter 11 has the cathode connected to the second power supply line VSS. Each pixel unit 12 includes the light emitter 11 and the pixel circuit A described above.
The first power supply line VDD receives, for example, a positive power supply voltage of about 3 V. The second power supply line VSS receives, for example, a power supply voltage lower than the voltage for the first power supply line VDD, which may be about the ground potential ±0 V or a negative potential of, for example, about −5 V. For example, the potential difference between the voltage at the first power supply line VDD and the voltage at the second power supply line VSS is 8 V. In this case, the voltage at the second power supply line VSS is −5 V when the voltage at the first power supply line VDD is 3 V, and the voltage at the second power supply line VSS is 0 V when the voltage at the first power supply line VDD is 8 V.
The low-tone scanning transistor Tg(L), the high-tone scanning transistor Tg(H), the low-tone drive transistor Td(L), the high-tone drive transistor Td(H), the low-tone emission control transistor Ts(L), and the high-tone emission control transistor Ts(H) described above may be p-channel thin film transistors (TFTs). In response to a low signal (low-level signal) input into its gate electrode, a p-channel TFT has its source and its drain electrically connected to enter an on-state, thus allowing a current to flow.
A TFT includes a semiconductor film containing, for example, amorphous silicon (a-Si) or low temperature polycrystalline silicon (LTPS), and is a three-terminal element having a gate electrode as a gate terminal, a source electrode as a source terminal, and a drain electrode as a drain terminal. The TFT serves as a switching element (transfer gate element) by allowing a current to flow through the semiconductor film (channel) between the source electrode and the drain electrode in response to a voltage of a predetermined potential applied to the gate electrode.
The low-tone emission control transistor Ts(L) receives, from the low-tone emission control line EMI(L), an emission control signal for controlling an emission period at its gate electrode, and provides a drive current from the low-tone drive transistor Td(L) to the light emitter 11 during the active period of the received emission control signal. The high-tone emission control transistor Ts(H) receives, from the high-tone emission control line EMI(H), an emission control signal for controlling the emission period at its gate electrode, and provides a drive current from the high-tone drive transistor Td(H) to the light emitter 11 during the active period of the received emission control signal.
The low-tone capacitor C(L) as a capacitor is connected in parallel between the gate terminal and the source terminal of the low-tone drive transistor Td(L). The high-tone capacitor C(H) as a capacitor is connected in parallel between the gate terminal and the source terminal of the high-tone drive transistor Td(H). The low-tone capacitor C(L) retains the voltage of the image signal input into the gate terminal of the low-tone drive transistor Td(L) until subsequent rewriting is performed (for a period of one frame). The high-tone capacitor C(H) retains the voltage of the image signal input into the gate terminal of the high-tone drive transistor Td(H) until subsequent rewriting is performed (for a period of one frame).
Image data signals are provided from the signal line drive circuit 14 to the pixel units 12 through the data signal lines Sig. Scanning signals are provided from the scanning line drive circuit 15 to the pixel units 12 through the low-tone scanning lines GL(L) and the high-tone scanning lines GL(H). Emission control signals are provided from the scanning line drive circuit 15 to the pixel units 12 through the low-tone emission control lines EMI(L) and the high-tone emission control lines EMI(H).
The light emitters 11 may be any self-luminous light emitters such as micro-light-emitting diodes (LEDs), monolithic LEDs, organic electroluminescence (EL) elements, inorganic EL elements, and semiconductor laser elements.
Each of the pixel units 12 may include a subpixel for emitting red light, a subpixel for emitting green light, and a subpixel for emitting blue light. The subpixel for emitting red light includes a red light emitter such as a red LED. The subpixel for emitting green light includes a green light emitter such as a green LED. The subpixel for emitting blue light includes a blue light emitter such as a blue LED. For example, these subpixels may be arranged in the column direction, or may be arranged in the row direction.
The operation of the display device 10 will now be described.
To cause the light emitter 11 to emit light with a high tone, a high-tone drive voltage is written to the high-tone drive transistor Td(H) and an off voltage is written to the low-tone drive transistor Td(L). To cause the light emitter 11 to emit light with a low tone, a low-tone drive voltage is written to the low-tone drive transistor Td(L) and an off voltage is written to the high-tone drive transistor Td(H). For the emission control, a drive signal for the emission period W11 with a low duty ratio is output to the low-tone emission control line EMI(L), and a drive signal for the emission period W12 with a high duty ratio is output to the high-tone emission control line EMI(H).
A display device 10a according to the present embodiment includes m low-tone data signal lines Sig(L) (1) to (m) (collectively referred to as data signal lines Sig(L)) arranged in each column in a matrix of multiple pixel units 12, m high-tone data signal lines Sig(H) (1) to (m) (collectively referred to as data signal lines Sig(H)) arranged in each column in the matrix, n scanning lines GL (1) to (n) (collectively referred to as scanning lines GL) arranged in each row in the matrix, n low-tone emission control lines EMI(L) arranged in each row in the matrix, n high-tone emission control lines EMI(H) arranged in each row in the matrix, a signal line drive circuit 14 to output image signals to the data signal lines Sig(L) and the data signal lines Sig(H), a scanning line drive circuit 15 to output selection signals to the scanning lines GL, a first power supply line VDD through which electric power is supplied, and a second power supply line VSS having an electric potential different from an electric potential of the first power supply line VDD (e.g., a predetermined positive potential), such as a predetermined negative potential or a ground potential. With the second power supply line VSS having a ground potential, a pixel circuit A1 and its peripheral circuits operate substantially at a positive potential alone, more likely with a simpler circuit structure.
Each pixel unit 12 includes the pixel circuit A1 including a low-tone scanning transistor Tg(L), a high-tone scanning transistor Tg(H), a low-tone capacitor C(L), a high-tone capacitor C(H), a low-tone drive transistor Td(L), a high-tone drive transistor Td(H), a low-tone emission control transistor Ts(L), and a high-tone emission control transistor Ts(H). The low-tone scanning transistor Tg(L) has a gate terminal connected to the scanning line GL and a source terminal connected to the low-tone data signal line Sig(L). The high-tone scanning transistor Tg(H) has a gate terminal connected to the scanning line GL and a source terminal connected to the high-tone data signal line Sig(H). The low-tone capacitor C(L) has a first terminal connected to a drain terminal of the low-tone scanning transistor Tg(L) and a second terminal connected to the first power supply line VDD. The high-tone capacitor C(H) has a first terminal connected to a drain terminal of the high-tone scanning transistor Tg(H) and a second terminal connected to the first power supply line VDD. The low-tone drive transistor Td(L) has a gate terminal connected to the first terminal of the low-tone capacitor C(L) and a source terminal connected to the first power supply line VDD. The high-tone drive transistor Td(H) has a gate terminal connected to the first terminal of the high-tone capacitor C(H) and a source terminal connected to the first power supply line VDD. The low-tone emission control transistor Ts(L) has a gate terminal connected to the low-tone emission control line EMI(L), a drain terminal connected to the anode of the light emitter 11, and a source terminal connected to a drain terminal of the low-tone drive transistor Td(L). The high-tone emission control transistor Ts(H) has a gate terminal connected to the high-tone emission control line EMI(H), a drain terminal connected to the anode of the light emitter 11, and a source terminal connected to a drain terminal of the high-tone drive transistor Td(H).
The light emitter 11 is connected in series between the drain terminal of the low-tone emission control transistor Ts(L) and the second power supply line VSS and between the drain terminal of the high-tone emission control transistor Ts(H) and the second power supply line VSS. More specifically, the light emitter 11 has the anode connected in parallel to the drain terminal of the low-tone emission control transistor Ts(L) and the drain terminal of the high-tone emission control transistor Ts(H). The light emitter 11 has the cathode connected to the second power supply line VSS. Each pixel unit 12 includes the light emitter 11 and the pixel circuit A1 described above.
In this embodiment, as in the embodiment described above with reference to
The display device according to the present disclosure may include multiple substrates 1 each including multiple light emitters 11 as shown in
The display device according to the present disclosure can drive the light emitters for the low-tone range with a high current. This eliminates the operation of the light emitters in a current range in which the light emitters can have low luminous efficiency and largely varying characteristics, thus enabling high-quality image display with a high contrast ratio.
The display device according to the present disclosure may be implemented in forms 1 to 9 described below in the above embodiments.
(1) The low-tone drivers A1 and A11 drive the light emitters 11 with a current having a maximum level greater than or equal to a maximum level of a current with which the high-tone drivers A2 and A12 drive the light emitters 11. In this case, the light emitters for the low-tone range can be driven with a current in a high current range. This eliminates the operation of light emitters in the low current range in which the light emitters can have low luminous efficiency and largely varying characteristics, thus enabling higher-quality image display with a higher contrast ratio.
(2) The light emitters 11 may emit light with a chromaticity level changeable in response to a level of a current. In this case, the low-tone drivers A1 and A11 and the high-tone drivers A2 and A12 are driven in a time-divided manner, and the level of the drive current can be greater for the low-tone drivers A1 and A11. This eliminates the operation of the light emitters 11 with a current in a low current range in which the light emitters 11 can have large variations in varying luminescent chromaticity (luminous wavelengths). The display device according to one or more embodiments of the present disclosure may thus use the light emitters 11 that emit light with a chromaticity level changeable in response to a level of a current.
(3) The light emitters 11 may include LEDs. In this case, the LEDs are driven at a low voltage of about 2 to 3.5 V and have a long service life. The LEDs emit light with a chromaticity level that is likely to change in response to the level of a current, particularly in a low current range. The display device according to one or more embodiments of the present disclosure may thus use the LEDs.
(4) The predetermined tone may be within a range of ⅛ to ¼ of the highest tone. In this case, a range of tones below or equal to the predetermined tone is a low-tone range. The light emitters for this low-tone range can be driven with a current in a high current range in a time-divided manner easily.
(5) The highest tone may be 256, and the predetermined tone may be within a range of 32 to 64. In this case, the highest tone is 256, allowing colors and brightness with slight differences to be expressed with high accuracy. The predetermined tone is within a range of 32 to 64. A range of tones below or equal to the predetermined tone is a low-tone range. The light emitters for this low-tone range can be driven with a current in a high current range in a time-divided manner easily.
(6) The display device may include a duty ratio controller to control a low-tone duty ratio for one frame period of the low-tone emission period W11 and a high-tone duty ratio for one frame period of the high-tone emission period W12. In response to a luminance adjustment signal for the multiple pixel units 12, the duty ratio controller may maintain a constant ratio between the low-tone duty ratio and the high-tone duty ratio and change the low-tone duty ratio and the high-tone duty ratio. In this structure, the duty ratio controller maintains the constant ratio between the low-tone duty ratio and the high-tone duty ratio, but can also change the low-tone duty ratio and the high-tone duty ratio. This improves the performance of the duty ratio controller such as the operability and the operation speed and simplifies the circuit structure.
The duty ratio controller may be a control circuit included in the scanning line drive circuit 15. When the scanning line drive circuit 15 includes driving elements such as integrated circuits (ICs) and large-scale integration (LSI) circuits, the duty ratio controller may be programming software included in a random-access memory (RAM) or a read-only memory (ROM) included in the driving elements. The duty ratio controller may be driving elements separate from the signal line drive circuit 14 and the scanning line drive circuit 15, or programming software included in a RAM or a ROM in the driving elements. The duty ratio controller may be a control circuit mounted on an external circuit board.
(7) The display device may include a duty ratio controller to control a low-tone duty ratio for one frame period of the low-tone emission period W11 and a high-tone duty ratio for one frame period of the high-tone emission period W12. In response to a luminance adjustment signal for the multiple pixel units 12, the duty ratio controller may change a ratio between the low-tone duty ratio and the high-tone duty ratio and change the low-tone duty ratio and the high-tone duty ratio. The duty ratio controller changes the ratio between the low-tone duty ratio and the high-tone duty ratio, but can also change the low-tone duty ratio and the high-tone duty ratio. The duty ration controller can thus control the low-tone duty ratio and the high-tone duty ratio with high accuracy.
(8) The display device may include a substrate having a pixel unit mount surface receiving the multiple pixel units 12, an opposite surface opposite to the pixel unit mount surface, and a side surface, and a drive on the opposite surface to drive the low-tone driver A1 and the high-tone driver A2. This eliminates the mounting of the drive on a frame in the pixel unit mount surface of the substrate, thus enabling high-quality image display on a large area. A composite display device including multiple display devices with their side surfaces connected (tiled) together has less visible connections between the display devices to maintain the continuity of an image on the connections.
(9) The substrate may include side wiring on the side surface. The side wiring may connect the low-tone driver A1 and the high-tone driver A2 with drives A1 and A2. This eliminates feedthrough conductors, such as through-holes, to be included in the substrate for connecting the low-tone driver A1 and the high-tone driver A2 with the drives A1 and A2. The pixel unit mount surface uses no space for feedthrough conductors, reducing the area of the display device and downsizing the display device.
The display device according to one or more embodiments of the present invention can be used in various electronic devices. Such electronic devices include composite and large display devices (multi-displays), automobile route guidance systems (car navigation systems), ship route guidance systems, aircraft route guidance systems, smartphones, mobile phones, tablets, personal digital assistants (PDAs), video cameras, digital still cameras, electronic organizers, electronic books, electronic dictionaries, personal computers, copiers, terminals for game devices, television sets, product display tags, price display tags, programmable display devices for industrial use, car audio systems, digital audio players, facsimile machines, printers, automatic teller machines (ATMs), vending machines, digital display watches, smartwatches, and information display devices installed in, for example, stations and airports.
The present invention may be embodied in various forms without departing from the spirit or the main features of the present invention. The embodiments described above are thus merely illustrative in all respects. The scope of the present invention is defined not by the description given above but by the claims. Any modifications and alterations contained in the claims fall within the scope of the present invention.
Number | Date | Country | Kind |
---|---|---|---|
2019-141519 | Jul 2019 | JP | national |
Filing Document | Filing Date | Country | Kind |
---|---|---|---|
PCT/JP2020/026470 | 7/6/2020 | WO |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2021/020042 | 2/4/2021 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
7227519 | Kawase et al. | Jun 2007 | B1 |
9997099 | Miyagawa | Jun 2018 | B2 |
20030030603 | Shimoda | Feb 2003 | A1 |
20040070557 | Asano et al. | Apr 2004 | A1 |
20040263440 | Kimura et al. | Dec 2004 | A1 |
20060152452 | Hoppenbrouwers et al. | Jul 2006 | A1 |
20080055196 | Izumida | Mar 2008 | A1 |
20100141646 | Tanabe | Jun 2010 | A1 |
20150042703 | Chaji | Feb 2015 | A1 |
20170186373 | Nishikawa | Jun 2017 | A1 |
20180190747 | Son | Jul 2018 | A1 |
Number | Date | Country |
---|---|---|
2001-350442 | Dec 2001 | JP |
2003-58106 | Feb 2003 | JP |
2004-133240 | Apr 2004 | JP |
2004-341314 | Dec 2004 | JP |
2007-279412 | Oct 2007 | JP |
2007-528016 | Oct 2007 | JP |
2007279412 | Oct 2007 | JP |
2009-8731 | Jan 2009 | JP |
2018-194693 | Dec 2018 | JP |
2009013806 | Jan 2009 | WO |
Number | Date | Country | |
---|---|---|---|
20220189385 A1 | Jun 2022 | US |