Patent Grant
11598982
The present invention relates to a display device.
In recent years, the mode of providing text data or image data of newspapers, magazines, and the like as electronic data has been increasingly adopted with the development of technique for digitalization. This kind of electronic data is featured in that the contents thereof are viewed with a display device equipped with a personal computer (PC) and the like.
However, the display device equipped with a personal computer (PC) and the like significantly differs from the paper media such as newspapers and magazines in that the convenience such as portability is poor.
On the other hand, aiming to solve the above-described difference from the paper media, flexible electronic paper has been proposed (for example, see Patent Document 1). In the case where a display portion of the flexible electronic paper is formed using an element such as a transistor, a circuit for driving the transistor needs be provided. In that case, bending of the electronic paper might cause breaking of the circuit. Further, the degree of bending of the electronic paper might be limited by the driver circuit.
Patent Document 1: Japanese Published Patent Application No. 2003-337353
An object of one embodiment of the present invention is to provide a display device in which occurrence of breaking of a driver circuit at the time when a flexible panel is handled is suppressed. An object of one embodiment of the present invention is to provide a display device in which the structure is simplified.
One embodiment of the present invention is a display device including: a flexible display panel including a display portion in which scanning lines and signal lines cross each other; a supporting portion for supporting an end portion of the flexible display panel; a signal line driver circuit for outputting a signal to the signal line, which is provided for the supporting portion; and a scanning line driver circuit for outputting a signal to the scanning line, which is provided for a flexible surface of the display panel in a direction which is perpendicular or substantially perpendicular to the supporting portion.
According to one embodiment of the present invention, a display device in which a scanning line driver circuit includes a plurality of circuit portions and the plurality of circuit portions are spaced from each other may be provided.
According to one embodiment of the present invention, a display device in which a stress concentration region is provided between a plurality of circuit portions may be provided.
According to one embodiment of the present invention, a display device in which a scanning line driver circuit and a signal line driver circuit each includes a transistor and the transistor included in the scanning line driver circuit and the transistor included in the signal line driver circuit have structures which are different from each other may be provided.
According to one embodiment of the present invention, a display device in which a channel layer of a transistor included in a scanning line driver circuit is a non-single-crystal semiconductor and a channel layer of a transistor included in a signal line driver circuit is a single crystal semiconductor may be provided.
According to one embodiment of the present invention, a display device in which a non-single-crystal semiconductor is amorphous silicon, microcrystalline silicon, polysilicon, or an oxide semiconductor may be provided.
According to one embodiment of the present invention, a display device in which a display portion includes a transistor and a channel layer included in a transistor included in the display portion and a channel layer included in a transistor included in a scanning line driver circuit are formed using the same material may be provided.
According to one embodiment of the present invention, a display device in which a supporting portion is provided with at least one of a battery, an antenna, a CPU, and a memory in addition to a signal line driver circuit may be provided.
In this specification and the like, a “semiconductor device” indicates any device capable of functioning by utilizing semiconductor characteristics, and electro-optic devices, semiconductor circuits, and electronic appliances are all included in the category of the semiconductor device.
Further, in this specification and the like, a “display device” includes in its category a light-emitting device and a liquid crystal display device. The light-emitting device includes a light-emitting element and the liquid crystal display device includes a liquid crystal element. The light-emitting element includes in its category any element whose luminance is controlled by a current or a voltage; specifically, an inorganic electroluminescent (EL) element, an organic EL element, and the like can be given as examples thereof.
In accordance with one embodiment of the present invention, a sturdy display device with less breaking of a driver circuit can be provided.
In accordance with one embodiment of the present invention, cost of a display device can be reduced by simplifying the structure thereof.
Hereinafter, Embodiments are described in detail using drawings. Note that the present invention is not limited to the description of the embodiments, and it is apparent to those skilled in the art that modes and details can be modified in various ways without departing from the spirit of the present invention disclosed in this specification and the like. Structures of different embodiments can be implemented by combination appropriately. In description of the present invention hereinafter, the same reference numerals are used for indicating the same or similar function portions throughout the drawings, description on which is not repeated.
Note that the size, the thickness of a layer, and a region of each structure illustrated in the drawings and the like in the embodiments are exaggerated for simplicity in some cases. Therefore, the embodiments of the present invention are not limited by those scales.
Note that the numeral terms such as “first”, “second”, and “third” in this specification are used in order to avoid confusion between components and do not set a limitation on number.
In Embodiment 1, an example of a display device will be described with reference to drawings.
The display device described in Embodiment 1 includes the following: a flexible display panel including a display portion in which scanning lines and signal lines cross each other; a supporting portion for supporting an end portion of the flexible display panel; a signal line driver circuit for outputting a signal to the signal line, which is provided for the supporting portion; and a scanning line driver circuit for outputting a signal to the scanning line, which is provided for a flexible surface of the display panel in a direction which is perpendicular or substantially perpendicular to the supporting portion.
The display device illustrated in
The scanning line driver circuits 4321a and 4321b are provided for the display panel 4311 and the signal line driver circuit 4323 is provided inside the supporting portion 4308.
The display panel 4311 may be flexible. In that case, a pixel circuit included in the display portion 4301 and the scanning line driver circuits 4321a and 4321b may be provided over a flexible substrate such as a plastic substrate.
It is preferable that the supporting portion 4308 be less flexible (more rigid) than at least the display panel 4311. For example, a housing forming the supporting portion 4308 can be formed using plastic, metal, or the like which is thicker than the display panel 4311. In that case, the display device can be bent (warped) at a portion other than the supporting portion 4308.
There is no particular limitation on where to arrange the supporting portion 4308. For example, the supporting portion 4308 can be provided along an end portion of the display panel 4311. For example, as shown in
The signal line driver circuit 4323 is provided inside the supporting portion 4308. For example, the supporting portion 4308 is formed using a columnar housing with a hollow or a cylindrical housing with a hollow, and the signal line driver circuit 4323 can be provided in the hollow. When the signal line driver circuit 4323 is provided inside the supporting portion 4308, damage to the signal line driver circuit 4323 due to bending of the display panel 4311 can be prevented.
Further, as shown in
Further, the scanning line driver circuits 4321a and 4321b and the pixel circuit included in the display portion 4301 may be formed over a flexible substrate through the same process, so that the scanning line driver circuits 4321a and 4321b can be bent and cost reduction can be achieved.
The pixel circuit included in the display portion 4301 and the scanning line driver circuits 4321a and 4321b each can be formed using a thin film transistor or the like. On the other hand, a high-speed operation circuit such as the signal line driver circuit 4323 can be formed using an integrated circuit (IC) formed using a semiconductor substrate such as a silicon substrate or an SOI substrate, and the IC can be provided inside the supporting portion 4308.
When the IC including the high-speed operation circuit such as a signal line driver circuit is provided inside the supporting portion and the scanning line driver circuit and the pixel circuit included in the display portion are formed using elements such as thin film transistors over a flexible substrate as described above, the display panel can be bent easily, occurrence of breaking of the IC due to the bending of the display panel can be suppressed, and cost reduction can be achieved in comparison with the case where the signal line driver circuit and the scanning line driver circuit are provided using an IC. In addition, when the scanning line driver circuit is provided on the display panel at the end portion of the display panel in a direction perpendicular or substantially perpendicular to the supporting portion, leading of a wiring can be suppressed and the structure can be simplified.
Although the case where the scanning line driver circuit is provided at both end portions of the display panel 4311 is illustrated in
Embodiment 1 can be implemented in appropriate combination with any structure described in the other embodiments.
In Embodiment 2, a specific structure of the above-described display device illustrated in
First, an example of the specific structure of the display device is described using
As for the display device shown in
Further,
As shown in
In the case where the signal line driver circuit 4323 is provided on the FPC 4324, it is preferable to provide a stress concentration region 4326 for the display panel 4311. The stress concentration region 4326 provided for the display panel makes it possible to reduce the stress which is applied to the FPC 4324 at the time when the display panel 4311 is bent and to suppress the occurrence of breaking of the signal line driver circuit 4323 provided on the FPC 4324.
The stress concentration region means a region where a stress formed by deformation of a material due to cutting or the like, change of the strength against bending and/or extension due to attachment of a material or the like, or the like is concentrated. Specifically, the stress concentration region 4326 can be formed by providing a cut portion (depression or groove) at a portion at which the display panel 4311 is bent.
For example, the display panel 4311 can be formed using an element substrate 4331 and a sealing substrate 4332, and one or both of the element substrate 4331 and the sealing substrate 4332 can be provided with a cut portion.
In the display portion 4301, pixels are arranged (disposed) in matrix, and scanning lines 4361 and signal lines 4362 are arranged so as to dissect at right angles. As for the arrangement of the pixels, the pixels may be arranged either linearly in a longitudinal direction and in a lateral direction or zigzag. Therefore, in the case of stripe arrangement or the case where dots for three colors are arranged in delta, the scanning lines 4361 and the signal lines 4362 are arranged depending on the pixel arrangement.
The stress concentration region 4326 may be provided along a direction in which the display panel 4311 is bent. For example, in
The stress concentration region 4326 can be provided inside or outside the supporting portion 4308. For example, the stress concentration region 4326 is preferably provided outside the supporting portion 4308 (e.g., between the supporting portion 4308 and the display portion 4301) in the case where the supporting portion 4308 is provided so as to be close to the display panel 4311.
Next, a structure of the display device, which is different from that in
As shown in
Next, a structure of the display device, which is different from those in FIGS. 2A to 2C and
In
Next, examples of the supporting portion 4308 and a configuration of a circuit which can be provided for the supporting portion 4308 are described using
The display control portion 200 can include a CPU 201, a memory portion 203, a power feeding portion 205, a power supply circuit 207, an image signal generation circuit 215, the signal line driver circuit 4323, an operation portion 219, and the like. Those components can be connected to each other through an interface or the like. The display control portion 200 is electrically connected to the display panel 4311. Although the operation portion 219 is provided in the supporting portion 4308 in this case, the operation portion 219 can be provided on the display panel 4311.
The CPU 201 controls the operation of the whole display device.
Data to be displayed on the display portion 4301 is input to a data input portion 211 from an external device. Note that the data input portion 211 may include an antenna 216 for transmitting/receiving data to/from an external device. In that case, the data input portion 211 has a function of transferring data received by the antenna 216 or data stored in a memory medium (an external memory 213) to an internal memory 209.
The memory portion 203 can include the internal memory 209, the data input portion 211, and the external memory 213. Data to be displayed on the display portion 4301, a program for operating the display device, or the like can be recorded in the internal memory 209, the data input portion 211, and the external memory 213.
The internal memory 209 includes a memory portion for storing a program for processing a signal output to the image signal generation circuit 215 and/or the power supply circuit 207 on the basis of a signal from the power feeding portion 205, the operation portion 219, or the like, data transferred from the data input portion 211, or the like. As examples of the internal memory 209, a DRAM (dynamic random access memory), an SRAM (static random access memory), a mask ROM (read only memory), a PROM (programmable read only memory), and the like are given.
As an example of the external memory 213, a memory medium such as an IC card or a memory card is given.
The power feeding portion 205 includes a secondary battery, a capacitor, and the like. A reduction in size of the power feeding portion 205 is possible when, for example, a lithium battery, preferably, a lithium polymer battery utilizing a gel electrolyte, a lithium ion battery, or the like is used as the secondary battery. Needless to say, any battery can be used as long as it can be charged, and a battery that can be charged and discharged, such as a nickel-metal hydride battery, a nickel-cadmium battery, an organic radical battery, a lead storage battery, an air secondary battery, a nickel-zinc battery, or a silver-zinc battery may be used. As the capacitor, an electric double layer capacitor, a lithium ion capacitor, another capacitor with high capacitance, or the like can be used. The capacitor is preferably used because it is less likely to be deteriorated even if the number of charging and discharging is increased and is excellent in rapid charging. The shape of the power feeding portion 205 may be sheet-like, cylinder-like, prism-like, plate-like, coin-like, or the like, which can be selected as appropriate.
Further, the power feeding portion 205 can have a structure in which electric power is wirelessly supplied. In that case, an antenna may be provided for the power feeding portion 205.
The power supply circuit 207 is a circuit for controlling power supply to a display element in accordance with the control by the CPU 201, in order to perform display/non-display on the display panel 4311.
The operation portion 219 can be provided with a keyboard, an operation button, or the like. In the case where the operation portion 219 is provided for the display panel 4311, the display portion 4301 can function as a touch display, so that the display portion can function as an operation portion.
The structure in which the display control portion 200 is incorporated in the supporting portion 4308 is illustrated in
Further, in the display device illustrated in
As described above, by incorporating the display control portion 200 in the supporting portion 4308, the display control portion 200 can be protected by a housing. Further, the thickness of the display device can be reduced.
In Embodiments 1 and 2, the scanning line driver circuits 4321a and 4321b are provided along the display portion 4301 on the display panel 4311; and the present invention is not limited thereto.
For example, as illustrated in
As illustrated in
As illustrated in
Embodiment 2 can be implemented in appropriate combination with any structure described in the other embodiments.
In this embodiment, examples of the function effect of the above embodiments in the case where a display device including a flexible display panel is bent to be used will be described using
First, description is made on a front plane view and a top plane view of the case where a user uses the display device, illustrated in
The display device illustrated in
In the top plane view shown in
Note that in
The display device has a structure in which the display panel 4311 is supported by the supporting portion 4308; therefore, the bending portion C and the non-bending portion D are formed in the display panel 4311 in a direction (indicated by an arrow 7002 in
Next, description is made on the arrangement of the scanning line driver circuit 4321 with respect to the bending portion C and the non-bending portion D.
In
Shown in
In
Through the above, illustrating specific examples in
Next, examples in which a stress concentration region for artificially forming the bending portion C and the non-bending portion D in the display panel in the case where the driver circuit is divided into a plurality of circuit portions of scanning line driver circuits and they are spaced from each other as illustrated in
In
The stress concentration region means a region where a stress formed by deformation of a material due to cutting or the like, change of the strength against bending and/or extension due to attachment of a material or the like, or the like is concentrated.
Division of the scanning line driver circuit means a division of a region where a layout including a circuit element such as a TFT and a wiring is repeated, by a region for leading of a wiring.
In
The division numbers of the scanning line driver circuits shown in
As described above, according to one structure of this embodiment, occurrence of breaking of a scanning line driver circuit at the time when a display device is used can be suppressed more effectively. Further, according to one structure of this embodiment, a stress concentration region is provided for a display panel by a cut portion or the like in advance, so that occurrence of breaking of a scanning line driver circuit can be suppressed more effectively.
Embodiment 3 can be implemented in appropriate combination with any structure described in the other embodiments.
In Embodiment 4, an example of a display panel provided for a display device is described. A variety of display panels including any display element can be applied, and the display panel may be either a passive-matrix type or an active-matrix type.
As the display panel, an electronic paper, a light-emitting display panel (electroluminescence panel), a liquid crystal display panel, or the like can be used. The display panel is a panel in which a display element is sealed, and to which a connector such as a flexible printed circuit (FPC), tape automated bonding (TAB) tape, or a tape carrier package (TCP) is attached and an external circuit including a signal line driver circuit is electrically connected. An IC including a signal line driver circuit may be mounted onto the display panel by chip on glass (COG).
As the display panel 4311, either a dual-display panel in which display is performed on both sides or a single-sided display panel in which display is performed on one side may be used. As the dual-display type panel, a dual-emission type display panel may be used or two one-side-emission type display panels may be attached to be used. Two liquid crystal display panels with a backlight (preferably a thin EL panel) provided therebetween may be used.
Examples of the dual-display type panel which is applicable to the display panel 4311 are illustrated in
It is preferable that EL elements be used as the display element 114 and the display element 115. In the case of using light entering the display panel 4313, a liquid crystal display element or an electrophoretic display element can be used as each of the display element 114 and the display element 115. In order to enhance the light extraction efficiency, a reflective display panel is preferably used as the single-sided-display panel.
A backlight may be provided between light-transmissive liquid crystal display panels, so that the display panel 4313 is formed.
The attachment of the backlight may be performed by bonding using a bonding layer. Either one of the substrate 122 and the substrate 123 may be provided. It is preferable that a thin EL panel be used as the backlight 126 because the thickness of the display panel 4313 can be reduced.
In the case of a single-sided-display panel, it is preferable that a non-light-transmissive or reflective housing be provided on the side on which a display portion is not provided because the display panel can be reinforced.
Modes of the display panel are described below using
As shown in
The connection terminal electrode 4015 is formed using the same conductive film as a first electrode layer 4030, and the terminal electrode 4016 is formed using the same conductive film as each of the source and drain electrode layers included in thin film transistors 4010 and 4011.
Further, as shown in
Note that there is no particular limitation on the connection method of the signal line driver circuit 4323: a COG method, a wire bonding method, a TAB method, or the like can be used.
The display portion 4301 and the scanning line driver circuit 4321a which are provided over the element substrate 4331 each include a plurality of thin film transistors; in
A variety of thin film transistors can be applied to the thin film transistors 4010 and 4011 without particular limitation.
In the display panel, the thin film transistor 4010 included in the display portion 4301 is electrically connected to a display element. A variety of display elements can be used as the display element as long as display can be performed.
As a display panel, an electronic paper can be used. As for the electronic paper, there are many types: an electric field, a magnetic field, light, heat, or the like is used in an image writing method; and a change of a form or a position, a physical change, or the like is used as for a change of a display medium. For example, a twist ball-type, an electrophoresis type, a powder system type (also called a toner display), a liquid crystal type, and the like can be given as examples thereof.
The electronic paper in
Between the first electrode layer 4030 connected to the thin film transistor 4010 and a second electrode layer 4031 provided for the sealing substrate 4332, spherical particles 4613 each of which includes a black region 4615a, a white region 4615b, and a cavity 4612 which is filled with liquid around the black region 4615a and the white region 4615b, are provided. A space around the spherical particles 4613 is filled with a filler 4614 such as a resin. The second electrode layer 4031 corresponds to a common electrode (counter electrode). The second electrode layer 4031 is electrically connected to a common potential line.
Instead of the twist ball, an electrophoretic element can be used. An example of the case where an electrophoretic element is used as a display element is illustrated in
In the microcapsules 4713 provided between the first electrode layer 4030 and the second electrode layer 4031, when an electric field is applied by the first electrode layer 4030 and the second electrode layer 4031, the white microparticles 4715b and the black microparticles 4715a move to opposite directions to each other, so that white or black can be displayed. A display element using this principle is an electrophoretic display element. The electrophoretic display element has high reflectivity, and thus, an auxiliary light is not needed, power consumption is low, and a display portion can be recognized in a dim place. In addition, even when power is not supplied to the display portion, an image which has been displayed once can be maintained. Accordingly, a displayed image can be stored even when the display panel is distanced from an electric wave source.
Note that the first particle and the second particle each contain pigment and do not move without an electric field. Moreover, the colors of the first particle and the second particle are different from each other (the color of either one of them may be colorless).
A solution in which the above microcapsules are dispersed in a solvent is referred to as electronic ink. This electronic ink can be printed on a surface of glass, plastic, cloth, paper, or the like. Furthermore, by using a color filter or particles that have a pigment, color display can be performed.
Note that the first particles and the second particles in the microcapsules may be formed using a single material selected from a conductive material, an insulating material, a semiconductor material, a magnetic material, a liquid crystal material, a ferroelectric material, an electroluminescent material, an electrochromic material, and a magnetophoretic material, or a composite material of any of these.
Electronic Liquid Powder (registered trademark) can be used for an electronic paper using liquid powders. An example of the case where an electronic liquid powder is used as the display element is illustrated in
When an electric field is applied by the first electrode layer 4030 and the second electrode layer 4031, the black liquid powders 4815a and the white liquid powders 4815b move in opposite directions to each other, so that white or black can be displayed. As the liquid powders, color powders of red, yellow, and/or blue may be used.
A light-emitting element using electroluminescence (an EL element) may be used as the display element. Light-emitting elements using electroluminescence are classified according to whether a light-emitting material is an organic compound or an inorganic compound; in general, the former is called an organic EL element, and the latter is called an inorganic EL element.
In an organic EL element, voltage is applied to a light-emitting element, so that electrons and holes are injected from a pair of electrodes into a layer containing a light-emitting organic compound, whereby current flows. The carriers (electrons and holes) are recombined, and thus, the light-emitting organic compound is excited. The light-emitting organic compound returns to a ground state from the excited state, thereby emitting light. Owing to such a mechanism, this light-emitting element is called a current-excitation light-emitting element.
Inorganic EL elements are classified according to their element structures into a dispersion-type inorganic EL element and a thin-film inorganic EL element. A dispersion-type inorganic EL element includes a light-emitting layer in which particles of a light-emitting material are dispersed in a binder, and its light emission mechanism is donor-acceptor recombination type light emission that uses a donor level and an acceptor level. A thin-film inorganic EL element has a structure where a light-emitting layer is sandwiched between dielectric layers, which are further sandwiched between electrodes, and its light emission mechanism is localized type light emission that uses inner-shell electron transition of metal ions. Description is made here using an organic EL element as a light-emitting element.
In order to extract light emitted from the light-emitting element, at least one of the pair of electrodes is transparent. A thin film transistor and a light-emitting element are formed over a substrate. Any of light-emitting elements having the following structures can be applied: a top emission structure in which light emission is extracted through the surface opposite to the substrate; a bottom emission structure in which light emission is extracted through the surface on the substrate side; a dual emission structure in which light emission is extracted through the surface opposite to the substrate and the surface on the substrate side; and the like.
An example of the case where a light-emitting display panel (EL panel) is used as the display panel 4311 is illustrated in
A partition wall 4510 is formed using an organic resin film, an inorganic insulating film, or organic polysiloxane. It is particularly preferable that the partition wall 4510 be formed using a photosensitive material to have an opening portion over the first electrode layer 4030 so that a sidewall of the opening portion is formed as a tilted surface with continuous curvature.
The electroluminescent layer 4511 may be formed using a single layer or a plurality of layers stacked.
A protective film may be formed over the second electrode layer 4031 and the partition wall 4510 in order to prevent entry of oxygen, hydrogen, moisture, carbon dioxide, or the like into the light-emitting element 4513. As the protective film, a silicon nitride film, a silicon nitride oxide film, a DLC film, or the like can be formed. A filler 4514 is provided in a space sealed with the element substrate 4331, the sealing substrate 4332, and the sealant 4005 so as to seal closely. It is preferable that a panel be packaged (sealed) with a protective film (such as a laminate film or an ultraviolet curable resin film) or a cover material with high air-tightness and little degasification so that the panel is not exposed to the outside air, in this manner.
As the filler 4514, an ultraviolet curable resin or a thermosetting resin can be used as well as an inert gas such as nitrogen or argon. For example, PVC (polyvinyl chloride), acrylic, polyimide, an epoxy resin, a silicone resin, PVB (polyvinyl butyral), or EVA (ethylene vinyl acetate) can be used. For example, nitrogen is used for the filler.
In addition, if needed, an optical film such as a polarizing plate, a circularly polarizing plate (including an elliptically polarizing plate), a retardation plate (a quarter-wave plate or a half-wave plate), or a color filter may be provided as appropriate on a light-emitting surface of the light-emitting element. Further, the polarizing plate or the circularly polarizing plate may be provided with an anti-reflection film. For example, anti-glare treatment by which reflected light is diffused by roughness on the surface so as to reduce the glare can be performed.
An example of the case where a liquid crystal display panel is used as the display panel 4311 is illustrated in
Reference numeral 4035 indicates a columnar spacer formed by selectively etching the insulating film, and the columnar spacer 4035 is provided in order to control the thickness of the liquid crystal layer 4008 (a cell gap). A spherical spacer may be used as well.
Although not shown in the liquid crystal display device in
Liquid crystal exhibiting a blue phase for which an alignment film is not needed may be used. A blue phase is one of liquid crystal phases, which is generated before a cholesteric phase changes into an isotropic phase while temperature of cholesteric liquid crystal is increased. Since the blue phase is generated within a narrow range of temperature, liquid crystal composition containing a chiral agent at 5 wt % or more so as to improve the temperature range is used for the liquid crystal layer 4008. The liquid crystal composition which includes liquid crystal exhibiting a blue phase and a chiral agent has a response time as short as 10 μs to 100 μs. Further, the liquid crystal composition has optical isotropy. Therefore, an alignment treatment is not needed and the dependency on the viewing angle is less.
Although
In
The insulating layer 4020 serves as a protective film of a thin film transistor.
The protective film is provided to prevent entry of contaminant impurities such as organic substance, metal, or moisture existing in the air and is preferably a dense film. The protective film may be formed using a single layer of a silicon oxide film, a silicon nitride film, a silicon oxynitride film, a silicon nitride oxide film, an aluminum oxide film, an aluminum nitride film, an aluminum oxynitride film, or an aluminum nitride oxide film, or a stacked layer thereof by a sputtering method.
The insulating layer 4021 serving as a planarizing insulating film can be formed using an organic material having heat resistance, such as acrylic, polyimide, benzocyclobutene, polyamide, or epoxy. Other than such organic materials, it is also possible to use a low-dielectric constant material (a low-k material), a siloxane-based resin, phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), or the like. The insulating layer may be formed by stacking a plurality of insulating films using any of these materials.
There is no particular limitation on the method for forming the insulating layers 4020 and 4021: depending on a material thereof, sputtering, an SOG method, spin coating, dipping, spray coating, a droplet discharging method (e.g., an ink-jet method, screen printing, or offset printing), a doctor knife, a roll coater, a curtain coater, a knife coater, or the like can be used. In the case where the insulating layer is formed using a material solution, the semiconductor layer may be annealed (at 200° C. to 400° C.) at the same time as a baking step; when the step of baking the insulating layer and the annealing of the semiconductor layer are performed at the same time, the display panel can be efficiently manufactured.
The display panel displays an image by light transmitted from a light source or a display element. Therefore, the substrates and the thin films such as insulating films and conductive films provided for the display portion where light is transmitted have light-transmitting properties with respect to light in the visible-light wavelength range.
The first electrode layer 4030 and the second electrode layer 4031 (each of which may be called a pixel electrode layer, a common electrode layer, a counter electrode layer, or the like) for applying voltage to the display element may have light-transmitting properties or light-reflecting properties, which depends on the direction in which light is extracted, the position where the electrode layer is provided, the pattern structure of the electrode layer, and the like.
The first electrode layer 4030 and the second electrode layer 4031 each can be formed using a light-transmitting conductive material such as indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium tin oxide (hereinafter referred to as ITO), indium zinc oxide, or indium tin oxide to which silicon oxide is added.
The first electrode layer 4030 and the second electrode layer 4031 each can be formed using one kind or plural kinds selected from metal such as tungsten (W), molybdenum (Mo), zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb), tantalum (Ta), chromium (Cr), cobalt (Co), nickel (Ni), titanium (Ti), platinum (Pt), aluminum (Al), copper (Cu), or silver (Ag); an alloy thereof; and a nitride thereof.
A conductive composition containing a conductive high molecule (also called a conductive polymer) can be included in the first electrode layer 4030 and the second electrode layer 4031. As the conductive high molecule, a so-called 7r-electron conjugated conductive polymer can be used. For example, polyaniline or a derivative thereof, polypyrrole or a derivative thereof, polythiophene or a derivative thereof, a copolymer of two or more kinds of them, and the like can be used.
Since a thin film transistor is easily broken by static electricity or the like, a protection circuit for protecting a driver circuit is preferably provided. It is preferable that the protection circuit include a nonlinear element.
Embodiment 4 can be implemented in appropriate combination with any structure described in the other embodiments.
In Embodiment 5, examples of a material used for forming a display device and an element structure will be described in detail.
A signal line driver circuit is provided in a supporting portion, and therefore is not necessarily flexible. Accordingly, it is preferable that a semiconductor integrated circuit chip (IC) which is capable of high-speed operation and in which a semiconductor substrate (a semiconductor wafer) is used be used as the signal line driver circuit. As the semiconductor substrate, a single crystal semiconductor substrate or a polycrystalline semiconductor substrate can be used: for example, a semiconductor wafer such as a silicon wafer or a germanium wafer or a compound semiconductor wafer of gallium arsenide, indium phosphide, or the like is used.
Alternatively, a substrate (an SOI substrate) having an SOI structure in which a single crystal semiconductor layer is provided on an insulating surface may be used for the signal line driver circuit. The SOI substrate can be formed by a separation by implanted oxygen (SIMOX) method or a Smart-Cut (registered trademark) method. In the SIMOX method, oxygen ions are implanted into a single crystal silicon substrate to form a layer containing oxygen at a predetermined depth and heat treatment is performed, so that an embedded insulating layer is formed at a predetermined depth from the surface of the single crystal silicon substrate, whereby a single crystal silicon layer is formed on the embedded insulating layer. In the Smart-Cut (registered trademark) method, hydrogen ions are implanted into an oxidized single crystal silicon substrate to form a layer containing hydrogen at a predetermined depth, the oxidized single crystal silicon substrate is attached to another semiconductor substrate (such as a single crystalline silicon substrate having a silicon oxide film for attachment on its surface), and heat treatment is performed to separate the single crystal silicon substrate at the layer containing hydrogen, so that a stacked layer of the silicon oxide film and the single crystalline silicon layer is formed on the semiconductor substrate.
As a semiconductor element provided in a circuit portion of the display device, not only a field-effect transistor but also a memory element which uses a semiconductor layer can be employed; accordingly, a semiconductor integrated circuit having functions required for various applications can be provided.
There is no particular limitation on the methods by which the scanning line driver circuit and the display portion are provided as long as the scanning line driver circuit and the display portion are provided over a flexible substrate of the display panel. The scanning line driver circuit and the display portion may be formed directly on the flexible substrate. Alternatively, the scanning line driver circuit and the display portion may be formed on a formation substrate, and then only an element layer is transferred from the formation substrate to the flexible substrate by a separation method. For example, the scanning line driver circuit and the display portion can be formed on the formation substrate through the same process and transferred to the flexible substrate of the display panel. In that case, since the scanning line driver circuit and the display portion are formed through the same process, they are preferably formed using transistors having the same structure and material in the point of cost reduction. Therefore, channel layers of transistors included in the scanning line driver circuit and the display portion are formed using the same material.
Alternatively, transferring from a formation substrate to a flexible supporting substrate may be performed, and then the whole flexible supporting substrate may be attached to a substrate of the display panel. For example, a plurality of scanning line driver circuits may be formed over the formation substrate and transferred to the flexible supporting substrate, and then the plurality of scanning line driver circuits are separated individually with the flexible supporting substrate divided, and the scanning line driver circuit provided over the flexible supporting substrate may be attached as many as needed to one display panel. In that case, since the scanning line driver circuit and the display portion are formed through different processes, transistors having different structures and materials can be used.
The above transfer method and direct formation method may be combined. For example, a wiring for electrically connecting a display portion, a scanning line driver circuit, an FPC, and the like may be directly formed on a flexible substrate of the display panel by a printing method or the like.
The formation substrate may be selected as appropriate depending on the formation process of the element layer. For example, a glass substrate, a quartz substrate, a sapphire substrate, a ceramic substrate, or a metal substrate having an insulating layer on its surface can be used as the formation substrate. A plastic substrate having heat resistance to the processing temperature may be used as well.
As the flexible substrate, an aramid resin, a polyethylene naphthalate (PEN) resin, a polyether sulfone (PES) resin, a polyphenylene sulfide (PPS) resin, a polyimide (PI) resin, or the like can be used. A prepreg that is a structure body in which fiber is impregnated with an organic resin may be used as well.
There is no particular limitation on the method of transferring the element layer from the formation substrate to another substrate; a variety of methods can be used. For example, a separation layer may be formed between the formation substrate and the element layer.
In this specification, the element layer includes in its category, not only a semiconductor element layer provided on the element substrate side but also a counter electrode layer or the like provided on the counter substrate side. Accordingly, the separation step can be used for both the element substrate side and the sealing substrate side. Further, in view of the simplicity of the manufacturing process, the element layer is transferred from the formation substrate to the flexible substrate, and then the manufacturing process can proceed with the flexible substrate temporally attached to a glass substrate or the like.
The separation layer is formed to have a single-layer structure or a stacked-layer structure including a layer formed using an element such as tungsten (W), molybdenum (Mo), titanium (Ti), tantalum (Ta), niobium (Nb), nickel (Ni), cobalt (Co), zirconium (Zr), zinc (Zn), ruthenium (Ru), rhodium (Rh), palladium (Pd), osmium (Os), iridium (Ir), or silicon (Si); or an alloy material or a compound material containing any of the elements as its main component by a sputtering method, a plasma CVD method, a coating method, a printing method, or the like. A crystalline structure of a layer containing silicon may be any one of an amorphous structure, a microcrystalline structure, and a polycrystalline structure. The coating method includes a spin-coating method, a droplet discharge method, and a dispensing method in its category here.
In the case where the separation layer has a single-layer structure, it is preferable to form a tungsten layer, a molybdenum layer, or a layer containing a mixture of tungsten and molybdenum. Alternatively, a layer containing oxide or oxynitride of tungsten, a layer containing oxide or oxynitride of molybdenum, or a layer containing oxide or oxynitride of a mixture of tungsten and molybdenum may be formed. Note that the mixture of tungsten and molybdenum, for example, corresponds to an alloy of tungsten and molybdenum.
In the case where the separation layer has a stacked-layer structure, it is preferable to form, as a first layer, a tungsten layer, a molybdenum layer, or a layer containing a mixture of tungsten and molybdenum, and form, as a second layer, oxide, nitride, oxynitride, or nitride oxide of tungsten, molybdenum, or a mixture of tungsten and molybdenum.
In the case where the separation layer is formed to have a stacked-layer structure including a layer containing tungsten and a layer containing oxide of tungsten, the layer containing tungsten may be formed first and an insulating layer formed of oxide is formed thereover to form a layer containing oxide of tungsten at the interface between the tungsten layer and the insulating layer. Furthermore, the surface of the layer containing tungsten may be subjected to thermal oxidation treatment, oxygen plasma treatment, or treatment using a strong oxidizing solution such as ozone water to form a layer containing oxide of tungsten. Plasma treatment or heat treatment may be performed in an atmosphere of oxygen, nitrogen, or dinitrogen monoxide alone, or a mixed gas of the above gas and another gas. The same applies to the case of forming a layer containing nitride, oxynitride, or nitride oxide of tungsten: after the layer containing tungsten is formed, a silicon nitride layer, a silicon oxynitride layer, or a silicon nitride oxide layer may be formed thereover.
Note that for the step of transferring the element layer to another substrate, any of the following methods can be used as appropriate: a method in which a separation layer is formed between a substrate and an element layer, a metal oxide film is provided between the separation layer and the element layer, and the metal oxide film is embrittled by crystallization, thereby separating the element layer; a method in which an amorphous silicon film containing hydrogen is provided between a substrate having high heat resistance and an element layer, and the amorphous silicon film is removed by laser light irradiation or etching, thereby separating the element layer; a method in which a separation layer is formed between a substrate and an element layer, a metal oxide film is provided between the separation layer and the element layer, the metal oxide film is embrittled by crystallization, part of the separation layer is removed by etching using a solution or a fluoride halogen gas such as NF3, BrF3, or ClF3, and then the element layer is separated at the embrittled metal oxide film; a method in which a substrate over which an element layer is formed is mechanically removed or is removed by etching using a solution or a fluoride halogen gas such as NF3, BrF3, or ClF3; and the like. Alternatively, a method may be used in which a film containing nitrogen, oxygen, hydrogen, or the like (e.g., an amorphous silicon film containing hydrogen, an alloy film containing hydrogen, or an alloy film containing oxygen) is used as a separation layer, and the separation layer is irradiated with laser light to release nitrogen, oxygen, or hydrogen contained in the separation layer as a gas, thereby promoting separation between the element layer and the substrate.
Combination of the above separation methods makes it easier to perform the transferring step. In other words, separation can also be performed with physical force (e.g., by a machine or the like) after making it easier for the separation layer and the element layer to be separated by laser irradiation, etching of the separation layer with a gas or a solution, or mechanical removal of the separation layer with a sharp knife, scalpel, or the like.
The interface between the separation layer and the element layer may be permeated with a liquid, so that the element layer is separated from the substrate. Water or the like can be used as the liquid.
There is no particular limitation on the kind of thin film transistors included in the display device of the present invention. Accordingly, a variety of structures and semiconductor materials can be used for the transistors.
Examples of the structure of a thin film transistor is described using
In
The thin film transistor 4010a has a structure in which wiring layers 405a and 405b serving as a source and drain electrode layers are in contact with a semiconductor layer 403 without an n+ layer interposed therebetween in the thin film transistor 4010 illustrated in
The thin film transistor 4010a is an inverted-staggered thin film transistor in which a gate electrode layer 401, a gate insulating layer 402, the semiconductor layer 403, and the wiring layers 405a and 405b serving as a source and drain electrode layers are provided over the element substrate 4331 having an insulating surface and the insulating film 4023.
The thin film transistor 4010b is a bottom-gate thin film transistor in which the gate electrode layer 401, the gate insulating layer 402, the wiring layers 405a and 405b serving as a source and drain electrode layers, n+ layers 404a and 404b serving as a source and drain regions, and the semiconductor layer 403 are provided over the element substrate 4331 having an insulating surface and the insulating film 4023. The n+ layers 404a and 404b are semiconductor layers having lower resistance than the semiconductor layer 403. In addition, the insulating layer 4020 is provided in contact with the semiconductor layer 403 so as to cover the thin film transistor 4010b.
The n+ layers 404a and 404b may be provided between the gate insulating layer 402 and the wiring layers 405a and 405b. The n+ layers may be provided both between the gate insulating layer and the wiring layers and between the wiring layers and the semiconductor layer.
In the thin film transistor 4010b, the gate insulating layer 402 exists in the entire region including the thin film transistor 4010b, and the gate electrode layer 401 is provided between the gate insulating layer 402 and the element substrate 4331 having an insulating surface. The wiring layers 405a and 405b and the n+ layers 404a and 404b are provided over the gate insulating layer 402. In addition, the semiconductor layer 403 is provided over the gate insulating layer 402, the wiring layers 405a and 405b, and the n+ layers 404a and 404b. Although not shown, a wiring layer is provided over the gate insulating layer 402 in addition to the wiring layers 405a and 405b, and the wiring layer extends beyond the perimeter of the semiconductor layer 403.
The thin film transistor 4010c has a structure in which the source and drain electrode layers are in contact with the semiconductor layer without an n+ layer interposed therebetween in the thin film transistor 4010b.
In the thin film transistor 4010c, the gate insulating layer 402 exists in the entire region including the thin film transistor 4010c, and the gate electrode layer 401 is provided between the gate insulating layer 402 and the element substrate 4331 having an insulating surface. The wiring layers 405a and 405b are provided over the gate insulating layer 402. In addition, the semiconductor layer 403 is provided over the gate insulating layer 402 and the wiring layers 405a and 405b. Although not shown, a wiring layer is provided over the gate insulating layer 402 in addition to the wiring layers 405a and 405b, and the wiring layer extends beyond the perimeter of the semiconductor layer 403.
The thin film transistor 4010d is a top-gate thin film transistor and an example of a planar thin film transistor. The semiconductor layer 403 including the n+ layers 404a and 404b serving as a source and drain regions is formed over the element substrate 4331 having an insulating surface and the insulating film 4023. The gate insulating layer 402 is formed over the semiconductor layer 403, and the gate electrode layer 401 is formed over the gate insulating layer 402. In addition, the wiring layers 405a and 405b serving as a source and drain electrode layers are formed in contact with the n+ layers 404a and 404b. The n+ layers 404a and 404b are semiconductor layers having lower resistance than the semiconductor layer 403.
A top-gate forward-staggered thin film transistor may be used as the thin film transistor.
Although a single-gate structure is described in this embodiment, a multi-gate structure such as a double-gate structure may be used. In that case, a gate electrode layer may be provided above and below the semiconductor layer, or a plurality of gate electrode layers may be provided on one side of (above or below) the semiconductor layer.
There is no particular limitation on the semiconductor material used for the semiconductor layer. Examples of a material used for the semiconductor layer of the thin film transistor are described below.
As a material used for forming the semiconductor layer included in the semiconductor element, any of the following can be used: an amorphous semiconductor (hereinafter, also referred to as “AS”) that is formed by a sputtering method or a vapor-phase growth method using a semiconductor material gas typified by silane or germane; a polycrystalline semiconductor that is obtained by crystallizing the amorphous semiconductor by utilizing light energy or thermal energy; a microcrystalline semiconductor (also referred to as a semi-amorphous or microcrystal semiconductor, and hereinafter, also referred to as “SAS”); and the like. The semiconductor layer can be deposited by a sputtering method, an LPCVD method, a plasma CVD method, or the like.
Considering Gibbs free energy, the microcrystalline semiconductor film is in a metastable state between an amorphous state and a single crystal state. In other words, the microcrystalline semiconductor is in a third state that is stable in free energy and has short-range order and lattice distortion. Columnar-like or needle-like crystals grow in the normal direction to the surface of the substrate. The Raman spectrum of microcrystalline silicon, which is a typical example of a microcrystalline semiconductor, is located in lower wave numbers than 520 cm−1 that represents the peak of the Raman spectrum of single crystal silicon. In other words, the peak of the Raman spectrum of the microcrystalline silicon exists between 520 cm−1 that represents that of single crystal silicon and 480 cm−1 that represents that of amorphous silicon. In addition, the microcrystalline silicon contains hydrogen or halogen of at least 1 atomic % or more in order to terminate a dangling bond. Moreover, the microcrystalline silicon contains a rare gas element such as helium, argon, krypton, or neon to further promote lattice distortion, whereby a favorable microcrystalline semiconductor film with improved stability can be obtained.
This microcrystalline semiconductor film can be formed by a high-frequency plasma CVD method with a frequency of several tens of megahertz to several hundreds of megahertz, or a microwave plasma CVD apparatus with a frequency of 1 GHz or more. Typically, the microcrystalline semiconductor film can be formed with silicon hydride such as SiH4, Si2H6, SiH2Cl2, SiHCl3, SiCl4, or SiF4 and hydrogen which is added for dilution. Alternatively, the microcrystalline semiconductor film can be formed with, in addition to silicon hydride and hydrogen, one or more kinds of rare gas elements selected from helium, argon, krypton, and neon which is added for dilution. In such a case, the flow rate ratio of hydrogen to silicon hydride is set to 5:1 to 200:1, preferably 50:1 to 150:1, and more preferably 100:1
Hydrogenated amorphous silicon is given as a typical example of an amorphous semiconductor, and polysilicon and the like are given as typical examples of a crystalline semiconductor. Polysilicon (polycrystalline silicon) includes so-called high-temperature polysilicon that contains, as its main component, polysilicon formed at a process temperature of 800° C. or higher, so-called low-temperature polysilicon that contains, as its main component, polysilicon formed at a process temperature of 600° C. or lower, and polysilicon formed by crystallizing amorphous silicon by using an element which promotes crystallization, or the like. As described above, a microcrystalline semiconductor or a semiconductor partially including a crystalline phase can be used as well.
As the semiconductor material, a compound semiconductor such as GaAs, InP, SiC, ZnSe, GaN, or SiGe can be used as well as silicon (Si) or germanium (Ge) alone.
In the case of using a crystalline semiconductor film as the semiconductor layer, the crystalline semiconductor film may be formed by any of a variety of methods (e.g., laser crystallization, thermal crystallization, or thermal crystallization using an element such as nickel which promotes crystallization). A microcrystalline semiconductor that is SAS may be crystallized by laser irradiation, so that crystallinity thereof can be enhanced. In the case where an element which promotes crystallization is not added, an amorphous silicon film is heated at 500° C. for one hour in a nitrogen atmosphere before being irradiated with laser light, whereby hydrogen contained in the amorphous silicon film is released to a concentration of 1×1020 atoms/cm3 or less. This is because, if the amorphous silicon film contains a large amount of hydrogen, the amorphous silicon film would be destroyed by laser light irradiation.
There is no particular limitation on the method of adding a metal element into the amorphous semiconductor film as long as the metal element can exist in the surface of or inside the amorphous semiconductor film. For example, a sputtering method, a CVD method, a plasma treatment method (e.g., a plasma CVD method), an adsorption method, or a method of applying a metal salt solution can be used. Among these, the method using a solution is useful in terms of easy adjustment of the concentration of the metal element. At this time, an oxide film is preferably deposited by UV light irradiation in an oxygen atmosphere, thermal oxidation, treatment with ozone water or hydrogen peroxide including a hydroxyl radical, or the like in order to improve the wettability of the surface of the amorphous semiconductor film and to spread an aqueous solution on the entire surface of the amorphous semiconductor film.
In a crystallization step for crystallizing the amorphous semiconductor film to form a crystalline semiconductor film, an element which promotes crystallization (also referred to as a catalytic element or a metal element) may be added to the amorphous semiconductor film, and crystallization may be performed by heat treatment (at 550° C. to 750° C. for 3 minutes to 24 hours). As the element which promotes (accelerates) the crystallization, one or more kinds of elements selected from iron (Fe), nickel (Ni), cobalt (Co), ruthenium (Ru), rhodium (Rh), palladium (Pd), osmium (Os), iridium (Ir), platinum (Pt), copper (Cu), and gold (Au) can be used.
In order to remove or reduce the element which promotes crystallization from the crystalline semiconductor film, a semiconductor film containing an impurity element is formed in contact with the crystalline semiconductor film so as to function as a gettering sink. As the impurity element, an impurity element imparting n-type conductivity, an impurity element imparting p-type conductivity, a rare gas element, or the like can be used. For example, it is possible to use one or more kinds of elements selected from phosphorus (P), nitrogen (N), arsenic (As), antimony (Sb), bismuth (Bi), boron (B), helium (He), neon (Ne), argon (Ar), krypton (Kr), and xenon (Xe). A semiconductor film containing a rare gas element is formed in contact with the crystalline semiconductor film containing the element which promotes crystallization, and then heat treatment is performed (at 550° C. to 750° C. for 3 minutes to 24 hours). The element promoting crystallization that is contained in the crystalline semiconductor film moves into the semiconductor film containing a rare gas element, and thus the element promoting crystallization which is contained in the crystalline semiconductor film is removed or reduced. After that, the semiconductor film containing a rare gas element which functions as a gettering sink is removed.
The amorphous semiconductor film may be crystallized by a combination of thermal treatment and laser light irradiation. Either one of thermal treatment and laser light irradiation may be performed plural times.
A crystalline semiconductor film may be formed directly over the substrate by a plasma method. A crystalline semiconductor film may be selectively formed over the substrate by a plasma method.
An oxide semiconductor may be used for the semiconductor layer. For example, zinc oxide (ZnO), tin oxide (SnO2), or the like can be used. In the case of using ZnO for the semiconductor layer, Y2O3, Al2O3, or TiO2, a stacked layer thereof, or the like can be used for a gate insulating layer, and ITO, Au, Ti, or the like can be used for a gate electrode layer, a source electrode layer, and/or a drain electrode layer. In addition, In, Ga, or the like may be added to ZnO.
As the oxide semiconductor, a thin film represented by InMO3 (ZnO)m (m>0) can be used. Here, M denotes one or more of metal elements selected from gallium (Ga), iron (Fe), nickel (Ni), manganese (Mn), and cobalt (Co). For example, M is gallium (Ga) in some cases, and in other cases, M contains other metal elements in addition to Ga, such as Ga and Ni or Ga and Fe. Furthermore, the above oxide semiconductor may contain a transition metal element such as Fe or Ni or an oxide of the transition metal as an impurity element in addition to a metal element contained as M. For example, an In—Ga—Zn—O-based non-single-crystal film can be used as the oxide semiconductor layer.
As the oxide semiconductor layer (the InMO3(ZnO)m (m>0) film), an InMO3(ZnO)m film (m>0) in which M is another metal element may be used instead of the In—Ga—Zn—O-based non-single-crystal film. As the oxide semiconductor which is applied to the oxide semiconductor layer, any of the following oxide semiconductors can be applied as well as the above: an In—Sn—Zn—O based oxide semiconductor; an In—Al—Zn—O based oxide semiconductor; a Sn—Ga—Zn—O based oxide semiconductor; an Al—Ga—Zn—O based oxide semiconductor; a Sn—Al—Zn—O based oxide semiconductor; an In—Zn—O based oxide semiconductor; a Sn—Zn—O based oxide semiconductor; an Al—Zn—O based oxide semiconductor; an In—O based oxide semiconductor; a Sn—O based oxide semiconductor; and a Zn—O based oxide semiconductor.
Embodiment 5 can be implemented in appropriate combination with any structures described in the other embodiments.
This application is based on Japanese Patent Application serial no. 2009-112378 filed with Japan Patent Office on May 2, 2009, the entire contents of which are hereby incorporated by reference.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2009-112378 | May 2009 | JP | national |
This application is a continuation of copending application Ser. No. 16/801,611 filed on Feb. 26, 2020 which is a continuation of application Ser. No. 15/982,516 filed on May 17, 2018 (now U.S. Pat. No. 10,580,796 issued Mar. 3, 2020) which is a continuation of application Ser. No. 15/210,097 filed on Jul. 14, 2016 (U.S. Pat. No. 9,980,389 issued May 22, 2018) which is a continuation of application Ser. No. 14/702,118 filed on May 1, 2015 (now U.S. Pat. No. 9,397,117 issued Jul. 19, 2016) which is a continuation of application Ser. No. 14/459,818 filed on Aug. 14, 2014 (now U.S. Pat. No. 9,024,863 issued May 5, 2015) which is a continuation of application Ser. No. 13/684,946 filed on Nov. 26, 2012 (now U.S. Pat. No. 8,810,508 issued Aug. 19, 2014) which is a continuation of application Ser. No. 12/769,298 filed on Apr. 28, 2010 (now U.S. Pat. No. 8,319,725 issued Nov. 27, 2012), which are all incorporated herein by reference.
| Number | Name | Date | Kind |
|---|---|---|---|
| 6262785 | Kim | Jul 2001 | B1 |
| 6657606 | Kang et al. | Dec 2003 | B2 |
| 6842165 | Inoue | Jan 2005 | B2 |
| 6885146 | Yamazaki et al. | Apr 2005 | B2 |
| 6974971 | Young | Dec 2005 | B2 |
| 7027110 | Akiyama et al. | Apr 2006 | B2 |
| 7084045 | Takayama et al. | Aug 2006 | B2 |
| 7161650 | Hirano | Jan 2007 | B2 |
| 7199520 | Fujii et al. | Apr 2007 | B2 |
| 7242445 | Akiyama et al. | Jul 2007 | B2 |
| 7245414 | Liang et al. | Jul 2007 | B2 |
| 7339716 | Ding et al. | Mar 2008 | B2 |
| 7341924 | Takayama et al. | Mar 2008 | B2 |
| 7378685 | Lee et al. | May 2008 | B2 |
| 7378791 | Yamazaki et al. | May 2008 | B2 |
| 7426008 | Yamazaki et al. | Sep 2008 | B2 |
| 7566633 | Koyama et al. | Jul 2009 | B2 |
| 7593086 | Jeong et al. | Sep 2009 | B2 |
| 7710528 | Hasegawa et al. | May 2010 | B2 |
| 7733559 | Kawase et al. | Jun 2010 | B2 |
| 7787097 | Satoh | Aug 2010 | B2 |
| 7829795 | Kawase et al. | Nov 2010 | B2 |
| 7859831 | Nakanishi et al. | Dec 2010 | B2 |
| 7906784 | Koyama et al. | Mar 2011 | B2 |
| 7978399 | Yamazaki et al. | Jul 2011 | B2 |
| 8035577 | Lafarre et al. | Oct 2011 | B2 |
| 8115720 | Choi | Feb 2012 | B2 |
| 8203261 | Tanaka et al. | Jun 2012 | B2 |
| 8258406 | Kawase et al. | Sep 2012 | B2 |
| 8599469 | Yamazaki et al. | Dec 2013 | B2 |
| 8634050 | Yamazaki et al. | Jan 2014 | B2 |
| 9122119 | Yamazaki et al. | Sep 2015 | B2 |
| 10580796 | Okamoto et al. | Mar 2020 | B2 |
| 20020036616 | Inoue | Mar 2002 | A1 |
| 20030020701 | Nakamura et al. | Jan 2003 | A1 |
| 20030162162 | Marggraff | Aug 2003 | A1 |
| 20030227441 | Hioki et al. | Dec 2003 | A1 |
| 20040070633 | Nakamura et al. | Apr 2004 | A1 |
| 20040183958 | Akiyama et al. | Sep 2004 | A1 |
| 20040263758 | Lee et al. | Dec 2004 | A1 |
| 20050130391 | Takayama et al. | Jun 2005 | A1 |
| 20050230818 | Ohno et al. | Oct 2005 | A1 |
| 20060007059 | Bell | Jan 2006 | A1 |
| 20060028419 | Lee et al. | Feb 2006 | A1 |
| 20060139308 | Jacobson et al. | Jun 2006 | A1 |
| 20070072439 | Akimoto et al. | Mar 2007 | A1 |
| 20070077691 | Watanabe | Apr 2007 | A1 |
| 20070108446 | Akimoto | May 2007 | A1 |
| 20070216670 | Yatsu et al. | Sep 2007 | A1 |
| 20080019166 | Jung et al. | Jan 2008 | A1 |
| 20080042940 | Hasegawa | Feb 2008 | A1 |
| 20080055831 | Satoh | Mar 2008 | A1 |
| 20080158143 | Kim et al. | Jul 2008 | A1 |
| 20080158651 | Kawase et al. | Jul 2008 | A1 |
| 20080248609 | Yamazaki et al. | Oct 2008 | A1 |
| 20080266469 | Chen et al. | Oct 2008 | A1 |
| 20090021666 | Chen | Jan 2009 | A1 |
| 20090179840 | Tanaka et al. | Jul 2009 | A1 |
| 20090185127 | Tanaka et al. | Jul 2009 | A1 |
| 20100066643 | King et al. | Mar 2010 | A1 |
| 20100148207 | Ryutani | Jun 2010 | A1 |
| 20100238612 | Hsiao et al. | Sep 2010 | A1 |
| 20140132908 | Yamazaki et al. | May 2014 | A1 |
| 20150370144 | Yamazaki et al. | Dec 2015 | A1 |
| Number | Date | Country |
|---|---|---|
| 001381034 | Nov 2002 | CN |
| 001832179 | Sep 2006 | CN |
| 101027753 | Aug 2007 | CN |
| 101097391 | Jan 2008 | CN |
| 101133434 | Feb 2008 | CN |
| 101213500 | Jul 2008 | CN |
| 1 286 326 | Feb 2003 | EP |
| 1 584 971 | Oct 2005 | EP |
| 1 589 576 | Oct 2005 | EP |
| 1 775 773 | Apr 2007 | EP |
| 1 830 336 | Sep 2007 | EP |
| 1 947 505 | Jul 2008 | EP |
| 2 051 228 | Apr 2009 | EP |
| 2 053 583 | Apr 2009 | EP |
| 2 151 862 | Feb 2010 | EP |
| 63-006632 | Jan 1988 | JP |
| 03-106769 | Nov 1991 | JP |
| 04-184322 | Jul 1992 | JP |
| 04-355786 | Dec 1992 | JP |
| 05-045633 | Feb 1993 | JP |
| 11-272205 | Oct 1999 | JP |
| 2001-255513 | Sep 2001 | JP |
| 2001-312227 | Nov 2001 | JP |
| 2002-015858 | Jan 2002 | JP |
| 2002-026467 | Jan 2002 | JP |
| 2003-058081 | Feb 2003 | JP |
| 2003-058544 | Feb 2003 | JP |
| 2003-086352 | Mar 2003 | JP |
| 2003-222898 | Aug 2003 | JP |
| 2003-280548 | Oct 2003 | JP |
| 2003-330384 | Nov 2003 | JP |
| 2003-337322 | Nov 2003 | JP |
| 2003-337353 | Nov 2003 | JP |
| 2003-337541 | Nov 2003 | JP |
| 2004-087939 | Mar 2004 | JP |
| 2004-519866 | Jul 2004 | JP |
| 2004-279867 | Oct 2004 | JP |
| 2005-084228 | Mar 2005 | JP |
| 2005-197673 | Jul 2005 | JP |
| 2005-251845 | Sep 2005 | JP |
| 2005-284252 | Oct 2005 | JP |
| 2005-338179 | Dec 2005 | JP |
| 2006-058764 | Mar 2006 | JP |
| 2006-145934 | Jun 2006 | JP |
| 2006-270077 | Oct 2006 | JP |
| 2006-287982 | Oct 2006 | JP |
| 2007-108674 | Apr 2007 | JP |
| 2007-158304 | Jun 2007 | JP |
| 2007-219503 | Aug 2007 | JP |
| 2008-046565 | Feb 2008 | JP |
| 2008-269584 | Nov 2008 | JP |
| 2008-299269 | Dec 2008 | JP |
| 2008-310312 | Dec 2008 | JP |
| 2009-048007 | Mar 2009 | JP |
| 2009-063836 | Mar 2009 | JP |
| 2006-0056692 | May 2006 | KR |
| 2008-0061039 | Jul 2008 | KR |
| 200404188 | Mar 2004 | TW |
| 200510845 | Mar 2005 | TW |
| 200535754 | Nov 2005 | TW |
| 200613869 | May 2006 | TW |
| 200710775 | Mar 2007 | TW |
| M310415 | Apr 2007 | TW |
| I286629 | Sep 2007 | TW |
| 200802060 | Jan 2008 | TW |
| 200802265 | Jan 2008 | TW |
| 200839359 | Oct 2008 | TW |
| 200842439 | Nov 2008 | TW |
| 200842450 | Nov 2008 | TW |
| 200844545 | Nov 2008 | TW |
| 200903088 | Jan 2009 | TW |
| 200913177 | Mar 2009 | TW |
| 200919013 | May 2009 | TW |
| WO 2002056284 | Jul 2002 | WO |
| WO 2002082555 | Oct 2002 | WO |
| WO 2004025356 | Mar 2004 | WO |
| WO 2005106934 | Nov 2005 | WO |
| WO 2006085271 | Aug 2006 | WO |
| WO 2006090434 | Aug 2006 | WO |
| WO 2007004131 | Jan 2007 | WO |
| WO 2008013013 | Jan 2008 | WO |
| WO 2008013014 | Jan 2008 | WO |
| Entry |
|---|
| Taiwanese Office Action (Application No. 108130299) dated Apr. 30, 2021. |
| International Search Report re Application No. PCT/JP2010/056631, dated Jul. 6, 2010. |
| Written Opinion re Application No. PCT/JP2010/056631, dated Jul. 6, 2010. |
| Chinese Office Action re Application No. CN 201080019425.7, dated Sep. 10, 2013. |
| Taiwanese Office Action re Application No. TW 99113333, dated Nov. 10, 2014. |
| Taiwanese Office Action re Application No. TW 102126450, dated Dec. 22, 2014. |
| Taiwanese Office Action re Application No. TW 103123459, dated Jul. 9, 2015. |
| Chinese Office Action re Application No. CN 201310314979.5, dated Feb. 3, 2016. |
| Chinese Office Action re Application No. CN 201410343144.7, dated May 27, 2016. |
| Taiwanese Office Action re Application No. TW 104139451, dated Jul. 20, 2016. |
| Chinese Office Action re Application No. CN 201510085232.6, dated Jan. 26, 2017. |
| Taiwanese Office Action re Application No. TW 105134059, dated Jun. 16, 2017. |
| Number | Date | Country | |
|---|---|---|---|
| 20210302778 A1 | Sep 2021 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 16801611 | Feb 2020 | US |
| Child | 17345225 | US | |
| Parent | 15982516 | May 2018 | US |
| Child | 16801611 | US | |
| Parent | 15210097 | Jul 2016 | US |
| Child | 15982516 | US | |
| Parent | 14702118 | May 2015 | US |
| Child | 15210097 | US | |
| Parent | 14459818 | Aug 2014 | US |
| Child | 14702118 | US | |
| Parent | 13684946 | Nov 2012 | US |
| Child | 14459818 | US | |
| Parent | 12769298 | Apr 2010 | US |
| Child | 13684946 | US |
