Patent Grant
11849613
The disclosure relates to a display module and a large format display apparatus using the same, and more particularly, to a display module mounted with a light emitting diode and formed with side wiring for a bezelless implementation and to a large format display apparatus implementing seamlessness by coupling a plurality of the display modules.
A display apparatus is operated by pixel or sub-pixel units to express various colors. The operation is controlled by a thin film transistor (TFT) of each pixel or sub-pixel. A plurality of TFTs are arranged on a flexible substrate, a glass substrate or a plastic substrate, which is referred to as a TFT substrate.
The TFT substrate such as the above is used as a substrate that drives displays of various sizes, from a flexible device and a small wearable device (for example, a wearable watch, etc.) to a large format TV of tens of inches. In order to drive the TFT substrate, an external integrated circuit (External IC) or driver integrated circuit (Driver IC) capable of applying current to the TFT substrate may be coupled thereto.
Recently, TFT substrates without a bum-in phenomenon for not using organic materials unlike an organic light emitting diode (OLED), with long lifespan, and mounted with light emitting diode using non-organic materials are being produced. TFT substrates mounted with light emitting diode such as the above may be coupled to each circuit through chip on glass (COG) bonding, film on glass (FOG) bonding, or the like. For couplings such as the above, an area, that is, a bezel area, having a fixed surface at the edge of the TFT substrate must be secured.
Currently, research and development on bezelless technology, which reduces or eliminates the bezel area to maximize an active area (AA) displaying a video image on a display module applied with light emitting diode is steadily in progress. Some small display apparatuses such as a smart phone or large format display apparatuses such as a TV or an electronic display board are currently applied with a plurality of bezelless display modules.
In accordance with an aspect of the disclosure, there is provided a display module comprising a thin film transistor substrate; a plurality of light emitting diodes arranged on one surface of the thin film transistor substrate; and a plurality of side wirings formed on each of a first edge of the thin film transistor substrate and a second edge of the thin film transistor substrate that is adjacent to the first edge to electrically couple components on the one surface of the thin film transistor substrate with components on an opposite surface of the one surface respectively.
In accordance with another aspect of the disclosure, there is provided a large format display apparatus comprising a plurality of the display modules connected to each other, wherein the first edge and the second edge of each of the display modules are arranged on outside edges of the large format display apparatus.
In accordance with another aspect of the disclosure, there is provided a large format display apparatus, wherein a plurality of display modules are consecutively connected, each of the plurality of display modules comprising a thin film transistor substrate; a plurality of light emitting diodes arranged on one surface of the thin film transistor substrate; and a plurality of side wirings formed only on each of one edge of the thin film transistor substrate and another edge adjacent to the one edge, to electrically couple components on the one surface of the thin film transistor substrate with components on an opposite surface to the one surface, respectively.
Additional aspects will be set forth in part in the description which follows and, in part, will be apparent from the description, or may be learned by practice of the presented embodiments.
The above and other aspects, features, and advantages of certain embodiments of the present disclosure will be more apparent from the following description taken in conjunction with the accompanying drawings, in which:
In describing the present disclosure, based on determining that the detailed description of related known technologies may unnecessarily confuse the gist of the disclosure, the detailed description thereof will be omitted. Further, it should be noted that repetitive descriptions of the same configuration will be omitted for conciseness.
The suffix “unit” appended to elements used in the description below is only added or used interchangeably for convenience sake in preparing the specification, and does not have a differentiating meaning or function by its own.
The terms used in the present disclosure are used to describe various embodiments, and are not intended to constrain and/or limit the present disclosure. A singular expression includes a plural expression, unless otherwise specified.
It is to be understood that the terms such as ‘comprise’ or ‘have’ are used herein to designate a presence of a characteristic, number, step, operation, element, component, or a combination thereof disclosed in the specification, and not to preclude a presence or a possibility of adding one or more of other characteristics, numbers, steps, operations, elements, components or a combination thereof.
Expressions and terms such as “first” or “second” may use corresponding components regardless of importance or order and are used to distinguish one component from another without limiting the components.
Based on a certain element (for example, first element) being indicated as being “(operatively or communicatively) coupled with/to” another element (for example, second element) or “connected to”, it is to be understood that a certain element may be directly coupled to another element or may be coupled through an other element (for example, third element). On the other hand, if a certain element (for example, first element) is referred to as being “directly coupled with/to” or “directly connected to” another element (for example, second element), it is to be understood as there is no other element (for example, third element) between the certain element and the another element.
An aspect of the present disclosure is to provide a large format display capable of implementing seamlessness by arranging a display module formed with side wiring for a bezelless implementation and an edge of each display module not formed with side wiring to contact with edges of other display modules that are not formed with side wiring.
In addition, another aspect of the present disclosure is to provide a large format display apparatus capable of implementing seamlessness by maintaining a pitch between the outermost side pixels of the display modules adjacent to each other to be the same as a pitch of a single display module.
To achieve the above aspects, a display module according to an embodiment may include a thin film transistor substrate; a plurality of light emitting diodes arranged on one surface of the thin film transistor substrate; and a side wiring formed in plurality to each of a first edge of the thin film transistor substrate and a second edge adjacent to the first edge to electrically couple the one surface of the thin film transistor substrate with an opposite surface of the one surface respectively.
Each of the plurality of side wirings may be configured to be formed to connect one surface, a side end surface and an other surface of thin film transistor substrate, in which one end is configured to be electrically coupled with a first connection pad disposed on the one surface of the thin film transistor substrate, and an other end is configured to be electrically coupled with a second connection pad disposed on the other surface of the thin film transistor substrate or an electronic element.
In addition, in terms of a large format display apparatus in which a plurality of display modules are consecutively connected, each of the plurality of display modules may comprise a thin film transistor substrate; a plurality of light emitting diodes arranged on a one surface of the thin film transistor substrate; and a side wiring formed in plurality to each of a one edge of the thin film transistor substrate and to an other edge adjacent to the one edge to electrically couple the one surface of the thin film transistor substrate with an opposite surface of the one surface respectively, and since each of the plurality of display modules providing a large format display apparatus arranged such that edges with side wiring are disposed toward an outer part, the objects above may be achieved.
The plurality of display modules may be comprised of first display module to a fourth display module, and each display module in contact with the other may be configured in a 2×2 arrangement such that an edge without side wiring is in contact with each other.
The plurality of display modules may be configured such that the first display module is formed with a side wiring to each of a left side of the edge and a top side of the edge, the second display module is formed with a side wiring to each of a right edge and a top side of the edge, the third display module is formed with a side wiring to each of a left side of the edge and a bottom side of the edge, and the fourth display module is formed with a side wiring to each of a right side of the edge and a bottom side of the edge.
The plurality of light emitting diodes formed on each of the display modules may form one pixel per three diodes, and the pixel may be arranged in plural at a first pitch where a top side, a bottom side, a left side, and a right side are identical on the thin film transistor substrate in a lattice shape.
The large format display apparatus according to an embodiment may further include at least one additional display module formed with a plurality of side wirings to each of two edges adjacent to each other, the additional display module may be configured such that an edge without side wiring is in contact with an edge with side wiring from one of the first display module to the fourth display module, and the pixels disposed closest between each display module from the pixels disposed respectively on any one from the additional display module and the first display module to the fourth display module may be spaced apart at a second pitch that is the same as the first pitch.
As described above, according to various embodiments, based on the edges without side wiring being arranged to be in contact when coupling a plurality of bezelless display modules, a seam is not visible at a portion where each display module is coupled and a display quality of the display apparatus may be improved.
In addition, according to the various embodiments, the display module coupled to an outside of the four display modules coupled to a center may be arranged such that pixel intervals are adjusted with an adjacent display module to implement seamlessness.
A display module according to various embodiments includes side wiring at an edge of a thin film transistor (TFT) substrate to electrically couple a plurality of light emitting elements arranged on a front surface of the TFT substrate with circuits disposed on a back surface of the TFT substrate.
The TFT substrate may be comprised of one of a glass substrate, a flexible substrate and a plastic substrate, and a plurality of TFTs formed on one surface of the respective substrate, and may be referred to as a backplane.
An edge of the TFT substrate may be the outermost side of the TFT substrate. Further, the edge of the TFT substrate may be a dummy area (DA) reaching from outermost side of the TFT substrate to an active area where video images are displayed. Accordingly, the dummy area may include a side end surface of the TFT substrate, a portion of a front surface of a TFT substrate adjacent to the side end surface and a portion of a back surface.
The substrate of the display module according to various embodiments may include a rear substrate which may be electrically coupled to the back surface of the TFT substrate through a flexible printed circuit (FPC).
The rear substrate may be comprised in a thin film form with a thickness of tens of micrometers (for example, 50 gm or less) or in a thin glass form. In the case the rear substrate is comprised of a thin film form, the rear substrate may be formed in from a plastic material such as a polyimide (PI), a polyethylene terephthalate (PET), a polythersulfone (PES), a polyethylene naphtalate (PEN) or a polycabonate (PC).
A light emitting element applied to a display substrate according to an embodiment may be a light emitting diode, and in this case, each light emitting diode may be comprised of a red color sub-pixel (R sub-pixel), a green color sub-pixel (G sub-pixel), and a blue color sub-pixel (B sub-pixel). A single pixel may be comprised of three R, G and B sub-pixels, and each TFT of the TFT substrate may be formed in a sub-pixel unit.
The light emitting diode self illuminates, thereby a backlight unit, a liquid crystal layer and a polarizer may be omitted, and a thin glass layer may be disposed on a top uppermost layer. Accordingly, the light emitting diode of the present disclosure may be formed in a thickness thinner than an OLED. Further, since the light emitting diode uses non-organic materials, no bum-in phenomenon occurs, light emitting efficiency is approximately three folds higher than an OLED using an organic material, and power consumption is halved. Accordingly, if a display module mounted with the light emitting diode of the present disclosure is applied to a smartphone, the screen would be more clearly visible even in bright places and battery use time would increase. Further, the light emitting diode may be mounted on a substrate with a curvature through a roller transfer method and an element may be attached on a substrate capable of stretching like a rubber, making it possible to produce a transparent display that freely changes form. Accordingly, there are no limitations to the actual mountable substrate. Further, the light emitting diode may be produced in size from a micro size to a size of about 100 gm or less, more preferably, about 30 gm or less, and may be implemented in ultra-high resolution based on being applied to a TV of various sizes or to a small wearable device (smart watches, etc.). As described above, the light emitting diode of the present disclosure which is capable of implementing an ultra-high resolution may maximize video image quality based on being applied to a virtual reality (VR) and augmented reality (AR) headset since the change time (time for completely changing color) is on the order of nanoseconds.
The side wiring formed on the edge of the TFT substrate in various embodiments may electrically couple a first connection pad formed on a front surface of the TFT substrate with a second connection pad formed on a back surface of the TFT substrate. For this purpose, the side wiring is formed along a front surface, a side end surface and a back surface of the TFT substrate. One end of the side wiring is electrically coupled to the first connection pad, and another end may be electrically coupled to the second connection pad. At this time, a portion of the side wiring may be formed on the side end surface of the TFT substrate, and thus the side wiring may protrude further than the side end surface of the TFT substrate as much as the thickness of the side wiring. In this case, a rear substrate may be electrically coupled to the second connection pad through a flexible printed circuit (FPC). A driver integrated circuit (driver IC) mounted on the back surface of the TFT substrate may be directly connected to the second connection pad or may be indirectly connected through a separate wiring.
According to various embodiments of the present disclosure, a large format display apparatus may be produced by arranging a plurality of the display modules into a tiled type. The side wiring may be formed on each display module so as to not be disposed between the display modules adjacent to each other to implement seamlessness. In this case, the side wiring formed on one display module may be formed in plurality at intervals along one side of the display module, and may be formed in plurality at regular intervals along a different side adjacent to the one side. Accordingly, side wiring may be formed on the two sides adjacent to each other of the display module.
The various embodiments of the present disclosure may arrange the plurality of display modules and may provide a large format display (LFD) apparatus. In this case, the large format display apparatus is disposed so that the side wiring is not positioned between each display module arranged to be adjacent to each other, to thus implement seamlessness. The side wiring formed on each display module according to the disposition of the display modules is positioned along the outer part of the large format display apparatus. In this case, the display module may be comprised of, for example, four display modules.
The various embodiments of the present disclosure may implement a bigger screen than a large format display apparatus formed with four display modules implementing seamlessness. To this end, a plurality of display modules may be arranged to surround all of the outer part of the four display modules, arranged on the left side and right side of the four display modules, or arranged on a top side and a bottom side of the four display modules.
In the display modules according to the various embodiments of the present disclosure, bezelless implementation may be possible by minimizing a dummy area and maximizing an active area . Under the structure for a bezelless implementation as above, the dummy area may be reduced and thereby the active area may be relatively increased. Accordingly, a mounting density of the light emitting diodes for unit display modules may be increased. Based on coupling a plurality of bezelless implemented display modules in a tiled form, a large format display (LFD) apparatus may be provided capable of maximizing the active area or implementing the total area of the front surface as a pixel emission region.
In this case, each display module, by minimizing the dummy area in the front surface, may maintain a pitch between each pixel of the display modules adjacent to each other to be the same as a pitch between each pixel in a single display module, and thus may implement seamlessness at the coupling portion between the display modules.
The various embodiments of the present disclosure will be described in detail below with references to the accompanying drawings.
Referring to
The TFT substrate 110 may form a plurality of data signal lines disposed horizontally a plurality of gate signal lines disposed vertically to control the plurality of pixels 130 arranged on the front surface 111 of the TFT substrate.
The front surface 111 of the TFT substrate is divided into an active area (AA), which is an area for displaying video images through a plurality of pixels 130, and a dummy area (DA) excluding the active area. The dummy area (DA) may correspond to the edge of the TFT substrate 110, and the dummy (DA) and the edge of the TFT substrate 110 are considered identical configurations in the present disclosure.
The plurality of pixels 130 may be arranged in matrix form on the front surface of the TFT substrate 110. Each pixel 130 may include three sub-pixels, e.g., an R sub-pixel 131, a G sub-pixel 132, and a B sub-pixel 133 corresponding to red, green, and blue colors. Each sub-pixel 131, 132 and 133 may be comprised of a light emitting diode emitting the color of the respective sub-pixel. The ‘sub-pixel’ and ‘light emitting diode’ are considered identical configurations and are used interchangeably in the present disclosure.
Referring to
In other embodiments, one pixel 130 in the present disclosure may be defined as including three pixel driver ICs 137 for respectively driving R, G, B sub-pixels 131, 132 and 133. That is, in some embodiments, the pixel driver ICs 137 may correspond one to one with the R, G, B, sub-pixels 131, 132, and 133.
The panel driver 150 may be coupled to the TFT substrate 110 through a chip on glass (COG) bonding or film of glass (FOG) bonding method. The panel driver 150 such as the above drives a plurality of pixel driver ICs 137 to control the emission of a plurality of light emitting diodes 131,132 and 133 electrically coupled with each of the plurality of pixel driver ICs 137. In particular, the panel driver 150 may control the plurality of pixel driver ICs 137 per line through a data driver 151 and a gate driver 153.
The data driver 151 generates a control signal to sequentially control the plurality of horizontal lines formed on the front surface 111 of the TFT substrate line by line per video image frame, and may transfer the generated control signal to the pixel driver IC 137 coupled to each corresponding line. The gate driver 153 generates a control signal to sequentially control the plurality of vertical lines formed on the front surface 111 of the TFT substrate line by line per video image frame, and may transfer the generated control signal to the pixel driver IC 137 coupled to each corresponding line.
The side wiring 170 may be formed in plurality at predetermined intervals along the edge of the TFT substrate 110. As shown in
The side wiring 170 is formed on the edge of the TFT substrate 110, and to electrically couple the first connection pad 121 formed on the front surface 111 of the TFT substrate with the second connection pad 123 formed on the back surface 113 of the TFT substrate to each other, one end of the side wiring 170 may be electrically coupled to the first connection pad 121 and the other end of the side wiring 170 may be electrically coupled to the second connection pad 123.
Specifically, referring to
In some embodiments, the third part 173 formed on the back surface 113 of the TFT substrate may be electrically coupled with a panel driver 150 through a flexible printed circuit (FPC) 141. That is, the panel driver 150 may be electrically coupled to and physically connected to the second connection pad 123 by the FPC 141, as shown in
In some embodiments, the data driver 151 (or the gate driver 153) of the panel driver 150 may be directly mounted to the third part 173 formed on the back surface 113 of the TFT substrate as shown in
Hereinafter, an arrangement in which the display module configured as above is arranged in tiled type to form a large format display apparatus will be described to remove seams between the display modules.
Referring to
The first display module M1 may be disposed on the left side of the top part of the large format display apparatus 10, the second display module M2 may be disposed on the right side of the top part of the large format display apparatus 10, the third display module M3 may be disposed on the left side of the bottom part of the large format display apparatus 10, and the fourth display module M4 may be disposed on the right side of the bottom part of the large format display apparatus 10, as shown in
The first display module to the fourth display module M1 to M4 arranged as above may be disposed such that side wiring is not formed on edges that are in contact with each other. That is, side wiring 170 is not formed on interior edges of the first to fourth display modules M1 to M4 (with respect to the large format display apparatus 10).
That is, the edge E1-1 of the top part of the first display module M1 is formed with a plurality of side wirings 170 which electrically couple with a first data driver 151-1, and the edge E1-2 of the left side of the first display module M1 may be formed with a plurality of side wirings 170 that electrically couple with a first gate driver 153-1. The edge E2-1 of the top side of the second display module M2 may be formed with a plurality of side wirings 170 which electrically couple with a second data driver 151-2, and the edge E1-3 of the right side of the second display module M2 may be formed with a plurality of side wirings 170 which electrically couple with a second gate driver 153-2. The edge E3-4 of the bottom side of the third display module M3 may be formed with a plurality of side wirings 170 which electrically couple with a third data driver 151-3, and the edge E3-2 of the left side of the third display module M3 may be formed with a plurality of side wirings 170 which electrically couple with a third gate driver 153-3. The edge E4-4 of the bottom side of the fourth display module M4 may be formed with a plurality of side wirings 170 which electrically couple with a fourth data driver 151-4, and the edge E4-3 of the right side of the fourth display module M4 may be formed with a plurality of side wirings 170 which electrically couple with a fourth gate driver 153-4.
In this configuration, the edge E1-3 of the right side and the edge E1-4 of the bottom side of the first display module M1, the edge E2-2 of the left side and the edge E2-2 of the bottom side of the second display module M2, the edge E3-1 of the top side and the edge E3-3 of the right side of the third display module M3, and the edge E4-1 of the top side and the edge E4-2 of the left side of the fourth display module M4 are not formed with side wiring respectively.
Accordingly, each display module M1 to M4, with respect to the display modules adjacent to the display module, is arranged such that the edge not formed with side wiring is to be in contact with each other. The large format display apparatus 10 arranged with display modules configured as above may implement seamlessness that does not show a seam at the coupling portion between interior edges of each display module when outputting images or video to the screen.
The timing controller 200, by controlling the panel driver 150, may drive each of the display modules 100.
The timing controller 200 may receive an input signal (IS), a horizontal synchronous (Hsync) signal, a vertical synchronous (Vsync) signal, a main clock signal (MCLK) signal, and the like from the processor 300, and may generate RGB image data signal, a scan control signal, a data control signal, an emission control signal, and the like to provide to the panel driver 150.
Further, the timing controller 200, in order to control the brightness of the RGB non-organic light emitting elements, may use at least one of a pulse width modulation (PWM) in which a duty ratio of a driving current (Id) may be varied and a pulse amplitude modulation (PAM) in which a pulse amplitude of a driving current (Id) may be varied.
For example, in the case of a pulse width modulation (PWM) signal, the longer the duty ratio (or drive time) of the driving current is, the higher the brightness of the light emitted by the non-organic light emitting elements, and the duty ratio (%) may be determined based on a dimming value input from the processor 300. On the other hand, in the case of a pulse amplitude modulation (PAM), the greater the pulse amplitude of the driving current is, the higher the brightness of the light emitted by the non-organic light emitting elements. Based on the above, various colors and gradations of video images may be displayed.
The panel driver 150 may include the data driver 151 and the gate driver 153.
The data driver 151 (or source driver), as a means to generate a data signal, may receive RGB image data from the timing controller 200 and generate various data signals. Further, the data driver 151 may sequentially transfer the generated various data signals through data lines D1 to Dm (m being a positive integer) coupled with the display module 100. In some embodiments, the data driver may be disposed on the back surface of the display module 100.
The gate driver 153, as means to generate various control signals such as a gate signal (or scan signal, GATE(n)), a reset signal (RES(n)), and a SENS(n), may sequentially transfer the generated various control signals through gate lines G1 to Gn (n being a positive integer) coupled with the display module 100. In some embodiments, the gate driver 153 may be disposed on the back surface of the display module 100.
Each display module 100 may include the TFT substrate 110 and a plurality of pixels 130 formed on the TFT substrate 110, as shown and described above with respect to
The pixel may be formed from RGB color sub-pixels, and the sub-pixels may be formed from light emitted from the non-organic light emitting elements by the data signal and control signal applied from the data driver 151 and the gate driver 153. To this end, the non-organic light emitting element may include a light emitting diode, a switching element (for example, a thin film transistor (TFT)) switching to an on/off state, and a storage capacitor.
Each display module 100 may dispose the data driver 151 to one side of an outer part area from the back surface of the display module 100, and may dispose the gate driver 153 to the other side of an outer part area adjacent to the one side of the outer part area in which the data driver 151 is disposed from the back surface of the display module 100, as illustrated and described with reference to
Referring to
The first display module M1 and the fourth display module M4 may be disposed at [1,1] and [2,2] positions with a [0,0] position in the top left of the large format display apparatus 10, and the second display module M2 and the third display module M3 may be disposed at [1,2] and [2,1] positions, respectively. In this case, the data driver 151-1 and the gate driver 153-1 provided in the first display module M1 may be disposed opposite in the respective diagonal directions in terms of the data driver 151-4 and the gate driver 153-1 provided in the fourth display module M4. Likewise, the data driver 151-2 and the gate driver 153-2 provided in the second display module M2 may be disposed opposite in the respective diagonal directions in terms of the data driver 151-3 and the gate driver 153-3 provided in the third display module M3.
The large format display apparatus 10 of a 2×2 arrangement as above is only an example, and embodiments are not limited thereto. The arrangement form of the large format display apparatus and the number of display modules comprising the large format display apparatus may be variously modified, and will be described below.
The timing controller 200 may show various video images by driving the first display module to the fourth display module M1 to M4.
Specifically, the timing controller 200, based on receiving a video image signal from the outside, may generate a divided video image signal corresponding to the position of each of display module M1 to M4.
In addition, the timing controller 200, in terms of each of the first to fourth display modules M1 to M4, may transmit a video image signal corresponding to the position of the respective display modules.
For example, the timing controller 200 may divide the video image signal into 4 areas, and simultaneously transmit a RGB signal corresponding to a left side of a top end area of the video image to a left side of a top end of the first display module M1, a RGB signal corresponding to a left side of a bottom end area of the video image to a left side of a bottom end of the third display module M3, a RGB signal corresponding to a right side of a top end area of the video image to a right side of a top end of the second display module M2, and a RGB signal corresponding to a right side of a bottom end area of the video image to a right side of a bottom end of the fourth display module M4, respectively.
Meanwhile, in the above described example, the timing controller 200 is described as dividing the video image signal received from the processor 300 and transmit to each display module M1 to M4, but this is merely an example, and embodiments are not limited thereto. It should be noted that it is also possible to receive a divided video image signal from the outside and transmit to the corresponding display modules M1 to M4 respectively.
In the following, a large format display apparatus according to another embodiment comprising a different arrangement from the large format display apparatus having 4 display modules will be described.
Referring to
The arrangement of each display module comprising the large format display apparatus 10a is as follows.
The first to the fourth display modules M1 to M4 may be arranged so that the edges without side wirings are in contact with each other as with the arrangement of the large format display apparatus 10 illustrated in
The fifth to sixteenth display modules M5 to M16 may be arranged to surround the outer part of the first to fourth display modules M1 to M4 in a 2×2 arrangement.
Specifically, referring to
In this case, the sixth display module M6 is configured such that the edge E6-3 without side wiring is in contact with the edge E1-2 of the first display module M1 with side wiring. Based on such an arrangement, a gap G may be formed between the first display module M1 and sixth display module M6 as shown in
Specifically, a first pitch P1 between pixels 130a and 130b of the first display module M1 may be the same as a second pitch P2 between pixels 130c and 130d of the sixth display module M6. Accordingly, considering that the first pitch P1 and the second pitch P2 are the same, if the third pitch P3 between the pixel 130a formed on the edge E1-2 of the first display module M1 and the pixel 130c formed on the edge E6-3 of the sixth display module M6 is also maintained to be the same as the first pitch P1 and the second pitch P2, the seam between the first and sixth display modules M1 and M6 is no longer visible when operating a video image in a large format display apparatus 10a. In other words, in some embodiments, P1=P2=P3 such that the pixels 130 may have a same pitch over the large format display apparatus 10.
At this time, adjusting the third pitch P3 to be the same as that of the first pitch P1 and the second pitch P2 may be implemented through the following methods.
A first method is a method for adjusting the width (based on
A second method is a method for adjusting the mounting position of the plurality of pixels mounted in the sixth display module M6. That is, the plurality of pixels of the sixth display module M6 may be moved by the length corresponding to the gap G toward the first display module M1 side to be all the same and mounted.
Accordingly, based on the edge without side wirings contacting the edge with side wirings among the display modules disposed adjacent to each other as illustrated in
The sixth display module M6 and the seventh display module M7, by disposing the edges E6-4 and E7-1 without side wirings formed to be contact with each other, may implement seamlessness between each of the display modules M6 and M7. The ninth and tenth display modules M9 and M10, the eleventh and twelfth display modules M1l and M12, and the fourteenth and fifteenth display modules M14 and M15, like the above described sixth and seventh display modules M6 and M7, may also be disposed such that the edges without side wiring are in contact with each other.
The large format display apparatus 10a is disposed such that the display modules adjacent to each other are in contact with the edges without side wirings, and also by adjusting the pitch of pixels between each module based on the edges without side wirings being in contact with the edges with side wirings. Accordingly, the large format display apparatus 10a may prevent seams that may generate between each of the display modules.
The large format display apparatus 10b shown in
In this configuration, the sixth display module M6 may be disposed such that the right side edge without side wirings is in contact with the left side edge of the first display module M1 with side wirings. Further, the sixth display module M6 may be disposed such that the bottom side edge without side wirings is in contact with the top side edge of the seventh display module M7 without side wirings.
The large format display apparatus 10b such as the above may be configured such that each display module is arranged to have a mix of a case where the edges of the display modules adjacent to each other are all without side wirings and a case where one of the two edges are with side wirings.
The large format display apparatus 10c shown in
The large format display apparatuses 10b and 10c such as the above may be configured such that each display module is arranged lengthwise in a horizontal direction or a vertical direction, and may implement seamlessness whichever the arrangement.
In addition, although not illustrated in the drawings, in some embodiments the large format display apparatus may be in various shapes that are not in a rectangular shape. For example, it is also possible to manufacture a large format display apparatus where at least one additional display module is in contact with at least one display module from the first to fourth display modules M1 to M4 illustrated in
The display module according to an embodiment of the disclosure may be applied to an electronic product or an electronic device that requires a wearable device, a portable device, a handheld device, or various displays, in a single unit. The display module may also be applied to a display device such as a monitor for a personal computer, a TV and a large format display device such as a digital signage, an electronic display through a plurality of assembly arrangements.
Each of the elements (for example, a module or a program) according to various embodiments may be composed of a single entity or a plurality of entities, and some sub-elements of the abovementioned sub-elements may be omitted, or other sub-elements may further be included in various embodiments. Alternatively or additionally, some elements (e.g., modules or programs) may be integrated into one entity to perform the same or similar functions performed by each respective element prior to integration. Operations performed by a module, program, or other element, in accordance with various embodiments, may be performed sequentially, in a parallel, repetitive, or heuristically manner, or at least some operations may be performed in a different order, omitted, or include a different operation.
The above description is merely illustrative of the technical idea of the disclosure, and it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the disclosure. In addition, the embodiments disclosed herein are not intended to limit the scope of the disclosure but to describe the technical spirit of the disclosure, and the scope of the technical spirit of the disclosure is not limited by the embodiments. Therefore, the scope of the disclosure is to be construed according to the following claims, and all the technical spirits within the equivalent scope is within the scope of the appended claims.
| Number | Date | Country | Kind |
|---|---|---|---|
| 10-2018-0141236 | Nov 2018 | KR | national |
This application is a continuation application of U.S. application Ser. No. 16/681,290, filed on Nov. 12, 2019, which is based on and claims priority under 35 U.S.C. § 119(a) of a Korean patent application number 10-2018-0141236, filed on Nov. 16, 2018, in the Korean Intellectual Property Office, the disclosures of each of which are incorporated by reference herein in their entireties.
| Number | Name | Date | Kind |
|---|---|---|---|
| 9373274 | Okuyama | Jun 2016 | B2 |
| 9529217 | Kim | Dec 2016 | B1 |
| 9709838 | Jung et al. | Jul 2017 | B2 |
| 10468396 | Kim et al. | Nov 2019 | B2 |
| 10935828 | Jeong et al. | Mar 2021 | B2 |
| 11201202 | Kim | Dec 2021 | B2 |
| 11487143 | Jeong et al. | Nov 2022 | B2 |
| 20080117161 | Hu | May 2008 | A1 |
| 20140092338 | Miyazaki et al. | Apr 2014 | A1 |
| 20150282293 | Lim et al. | Oct 2015 | A1 |
| 20160363800 | Kim | Dec 2016 | A1 |
| 20170031643 | Jeong | Feb 2017 | A1 |
| 20170148374 | Lee | May 2017 | A1 |
| 20180188579 | Jeong et al. | Jul 2018 | A1 |
| 20180190631 | Kim et al. | Jul 2018 | A1 |
| 20190006335 | Lee | Jan 2019 | A1 |
| 20200013803 | Jang | Jan 2020 | A1 |
| 20210149235 | Jeong et al. | May 2021 | A1 |
| 20230016880 | Jeong et al. | Jan 2023 | A1 |
| Number | Date | Country |
|---|---|---|
| 3 422 827 | Jan 2019 | EP |
| 5685923 | Mar 2015 | JP |
| 10-2015-0111808 | Oct 2015 | KR |
| 10-2016-0145230 | Dec 2016 | KR |
| 10-2016-0147173 | Dec 2016 | KR |
| 10-2017-0015773 | Feb 2017 | KR |
| 10-2017-0059523 | May 2017 | KR |
| 10-1796813 | Nov 2017 | KR |
| 10-2017-0135468 | Dec 2017 | KR |
| 10-2018-0079079 | Jul 2018 | KR |
| 10-2018-0079080 | Jul 2018 | KR |
| 2014119972 | Aug 2014 | WO |
| Entry |
|---|
| International Search Report (PCT/ISA/210) dated Feb. 20, 2020 issued by the International Searching Authority in International Application No. PCT/KR2019/015306. |
| Written Opinion (PCT/ISA/237) dated Feb. 20, 2020 issued by the International Searching Authority in International Application No. PCT/KR2019/015306. |
| Communication dated Oct. 1, 2021 issued by the European Intellectual Property Office in counterpart European Application No. 19883789.0. |
| Communication dated Jan. 11, 2023 by the Korean Intellectual Property Office in counterpart Korean Patent Application No. 10-2018-0141236. |
| Communication dated Jul. 7, 2023 by the Korean Intellectual Property Office in counterpart Korean Patent Application No. 10-2018-0141236. |
| Number | Date | Country | |
|---|---|---|---|
| 20220069061 A1 | Mar 2022 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 16681290 | Nov 2019 | US |
| Child | 17523281 | US |
