Patent Grant
12154478
This application is a National Phase of PCT Patent Application No. PCT/CN2022/092913 having International filing date of May 16, 2022, which claims the benefit of priority of Chinese Patent Application No. 202210450792.7 filed on Apr. 26, 2022. The contents of the above applications are all incorporated by reference as if fully set forth herein in their entirety.
The present application relates to the field of manufacturing a display panel, and in particular, to a display panel and a display device.
With the development of society, more and more display products are currently used in high-end scenarios, and the requirements for the refresh frequency are constantly increasing, and the response time and fluency of the display are also improved. However, as the refresh rate increases, the display time of each frame decreases.
The above display products usually include a timing controller (TCON) and a level shift module (Level Shift). Under the control of the timing controller, the level shift module generates two control signals with opposite phases, and the potential switching time of the two control signals with opposite phases is controlled by the timing of the timing controller. When the refresh frequency becomes smaller, the potential switching interval of the two control signals with opposite phases also becomes smaller.
However, the two control signals with opposite phases are used to drive the corresponding switch devices in the display panel. If the potential switching interval of the two control signals with opposite phases is too small, a workload of the switch devices will be increased, thereby reducing a service life of the switch devices.
The present application provides a display panel and a display device to alleviate the technical problem that the potential switching interval of two control signals with opposite phases is too small.
In a first aspect, the present application provides a display panel, which includes a timing controller configured to output a corresponding data enable signal according to video data accessed to the timing controller; and a level conversion module connected to the timing controller, and configured to switch a potential of a first control signal and a potential of a second control signal in a vertical blanking interval according to the data enable signal, wherein a phase of the first control signal is opposite to a phase of the second control signal.
In some embodiments of the present application, the level conversion module includes: a vertical blanking interval identification unit connected to the timing controller, and configured to identify the vertical blanking interval according to the data enable signal; a delay circuit connected to the vertical blanking interval identification unit, and configured to output a switching instruction after delaying a set time; and a level switching unit connected to the delay circuit, and configured to switch the potential of the first control signal and the potential of the second control signal according to the switching instruction.
In some embodiments of the present application, the vertical blanking interval identification unit is configured to identify the vertical blanking interval according to a comparison result between a low-potential duration of the data enable signal and a high-potential duration of the data enable signal.
In some embodiments of the present application, the vertical blanking interval identification unit is configured to determine the vertical blanking interval according to whether one continuous low-potential duration is greater than or equal to two high-potential durations.
In some embodiments of the present application, the delay circuit is configured to output the switching instruction in a next one of vertical blanking interval, and each of a potential switching time of the first control signal and a potential switching time of the second control signal is present in the next one of the vertical blanking interval.
In some embodiments of the present application, the potential switching time of the first control signal is the same as the potential switching time of the second control signal.
In some embodiments of the present application, the delay circuit includes a register configured to store the set time.
In some embodiments of the present application, the level switching unit is configured to control the first control signal and the second control signal to perform level switching synchronously according to the switching instruction; and wherein, when the potential of the first control signal is switched from a low potential to a high potential, the potential of the second control signal is switched from a high potential to a low potential; and when the potential of the first control signal jumps from a high potential to a low potential, the potential of the second control signal jumps from a low potential to a high potential.
In some embodiments of the present application, the display panel further includes a gate driving circuit, the gate driving circuit includes a plurality of cascaded gate driving units, each of the gate driving units is configured to output a corresponding scan signal, at least one of the gate driving units is connected to the level conversion module to access the first control signal and the second control signal.
In some embodiments of the present application, each of the gate driving units includes a first pull-down unit and a second pull-down unit, the first pull-down unit is connected with the level conversion module to control the scan signal to be at a low level according to the first control signal, and the second pull-down unit is connected to the level conversion module to control the scan signal to be at a low level according to the second control signal; and wherein a duty cycle of the first pull-down unit alternates with a duty cycle of the second pull-down unit.
In a second aspect, the present application provides a display device including the display panel in at least one of the above embodiments, wherein the data enable signal is obtained according to decoded video data.
In the display panel and the display device provided by the present application, the data enable signal output by the timing controller controls the level conversion module to switch the potential of the first control signal and the potential of the second control signal in the vertical blanking interval. The potential switching interval does not change with the refresh frequency, and the potential switching interval is kept constant, which can prevent the potential switching interval of the two control signals from being too short, and improve the service life of the corresponding switch devices in the display panel.
In order to make the purpose, technical solution, and effect of the present application clearer and more definite, the present application is further described in detail below with reference to the accompanying drawings and examples. It should be understood that the specific embodiments described herein are only used to explain the present application, and are not used to limit the present application.
The reason that the potential switching interval of the two control signals with opposite phases mentioned above is too small can be referred to the display panel shown in
In view of the above-mentioned technical problem that the potential switching interval of two control signals with opposite phases is too small, this embodiment provides a display panel. Referring to
It is appreciated that, in the display panel provided in this embodiment, the level conversion module 200 is controlled by the data enable signal DE output from the timing controller 100 to switch the potential of the first control signal LC1 and the second control signal LC2 in the vertical blanking interval. The potential switching interval of the two control signals does not change with the change of the refresh frequency, and the potential switching interval is kept constant, which can prevent the potential switching interval of the two control signals from being too short, and improve the service life of the corresponding one of the switch device in the display panel.
The above-mentioned potential switching interval is generally greater than or equal to 1.5 seconds.
It should be noted that the potential of the first control signal LC1 and the potential of the second control signal LC2 are switched only once in one vertical blanking interval, and there is an effective display area between two adjacent vertical blanking intervals. Therefore, the above-mentioned display panel can control the potential switching interval of the first control signal LC1 and the second control signal LC2 and keep it relatively constant.
Meanwhile, since the above-mentioned display panel can control the potential switching interval of the first control signal LC1 and the second control signal LC2 not to be too small, the switching frequency of the corresponding switch device in the display panel is reduced, which is beneficial to reduce the power consumption of the display panel.
The present embodiment uses the data enable signal DE to control the level conversion module 200 configured with a new function to switch the potential of the first control signal LC1 and the potential of the second control signal LC2 in the vertical blanking interval, and output the first control signal LC1 and the second control signal LC2 subjected to potential switching, so that the potential switching interval of the two control signals can be prevented from being too short.
It should be noted that the above-mentioned timing controller 100 can also be fabricated as a corresponding chip and applied to a display panel, which can reduce the space occupied by the display panel and facilitate the realization of a narrow bezel of the display panel.
In one embodiment, the display panel further includes a flash memory, and the flash memory is connected to the timing controller 100.
In one embodiment, as shown in
It should be noted that the above-mentioned level conversion module 200 can be made into a corresponding chip and applied to the display panel, which can reduce the space occupied by the level conversion module 200 in the display panel and is beneficial to realize the narrow bezel of the display panel.
In addition, the level conversion module 200 in the conventional technology usually only has a level conversion function, but the present embodiment reconstructs the structure of the level conversion module 200 and provides new functions or effects, so as to prevent the potential switching interval of the above two control signals from being too short.
In one embodiment, the vertical blanking interval identification unit 210 identifies the vertical blanking interval according to the comparison result of the low-potential duration of the data enable signal DE and the high-potential duration of the data enable signal DE.
It should be noted that, in this embodiment, the vertical blanking interval identification unit 210 may independently count and compare the number and duration of low potentials and the number and duration of high potentials in the data enable signal DE to obtain the above comparison result, thereby identifying the time period in which the vertical blanking interval presents.
In one embodiment, the vertical blanking interval identification unit 210 is configured to determine the vertical blanking interval according to one continuous low-potential duration greater than or equal to two high-potential durations.
It should be noted that, in this embodiment, when the vertical blanking interval identification unit 210 detects one continuous low-potential duration that is greater than or equal to two high-potential durations, the one continuous low-potential duration is determined to be the time period corresponding to the vertical blanking interval.
In one embodiment, the delay circuit 220 is configured to out put a switching instruction in the next vertical blanking interval, and the potential swit ching time of the first control signal LCI and the potential switching time of the secon d control signal LC2 both present in the next vertical blanking interval.
In one of the embodiments, the delay circuit 220 includes a register for storing the set time.
It should be noted that, when the vertical blanking interval identification unit 210 identifies the current vertical blanking interval, the current vertical blanking interval may have elapsed for some time, and at this time, the above-mentioned set time is used to carry out the potential switching of the first control signal LC1 and the potential switching of the second control signal LC2, so that the potential switching time of the first control signal LC1 and the potential switching time of the second control signal LC2 may fall into the effective display area, which is prevented by the technical solution of the present application.
In one embodiment, the potential switching time of the first control signal LC1 is the same as the potential switching time of the second control signal LC2.
In one of the embodiments, the delay unit 220 includes a register for storing the set time.
In one embodiment, the level switching unit 230 is configured to control the first control signal LC1 and the second control signal LC2 to perform level switching synchronously according to the switching instruction; wherein, when the potential of the first control signal LC1 is switched from a low potential to a high potential, the potential of the second control signal LC2 is switched from a high potential to a low potential; and when the potential of the first control signal LC1 jumps from a high potential to a low potential, the potential of the second control signal LC2 jumps from a low potential to a high potential.
In one embodiment, the display panel further includes a gate driving circuit 300, the gate driving circuit 300 includes a plurality of cascaded gate driving units 310, each of the gate driving units 310 is configured to output a corresponding scan signal G(n), at least one of the gate driving units 310 is connected to the level conversion module 200 to access the first control signal LC1 and the second control signal LC2.
It should be noted that, the above-mentioned set time may be determined according to the switching time of the first control signal LC1 and the switching time of the second control signal LC2 of the gate driving circuit 300. Since the potential switching interval of the above-mentioned two control signals, the first control signal LC1 and the second control signal LC2, does not change with the change of the refresh frequency, the potential switching interval is kept constant, which can prevent the potential switching interval of the two control signals from being too short, and the service life of the corresponding switch device in the display panel is increased, thereby improving the reliability of the gate driving circuit 300.
In one embodiment, as shown in
In one embodiment, the gate driving unit 310 includes a first pull-down unit 311 and a second pull-down unit 312. The first pull-down unit 311 is connected to the level conversion module 200 to control the scan signal G(n) to be at a low level according to the second control signal LC2, the second pull-down unit 312 is connected to the level conversion module 200 to control the scan signal G(n) to be at a low level according to the first control signal LC1; wherein the duty cycle of the first pull-down unit 311 alternates with the duty cycle of the second pull-down units 312.
It should be noted that during the working cycle of the first pull-down unit 311, the first pull-down unit 311 controls the scan signal G(n) to be at a low potential; during the working cycle of the second pull-down unit 312, the second pull-down unit 312 controls the scan signal G(n) to be at a low potential. It is also possible that the duty cycle of the first pull-down unit 311 and the duty cycle of the second pull-down unit 312 have overlapping time periods, that is, the first pull-down unit 311 and the second pull-down unit 312 may also synchronously control the scan signal G(n) at a low potential.
The first pull-down unit 311 may include a first transistor as a switch device, one of the source/drain of the first transistor is connected to the low potential line, another one of the source/drain of the first transistor is connected to the scan line, and the gate of the first transistor is connected to the first control line.
The second pull-down unit 312 may include a second transistor as a switch device, one of the source/drain of the second transistor is connected to the low potential line, another one of the source/drain of the second transistor is connected to the scan line, and the gate of the second transistor is connected to the second control line.
The low-potential line is configured to transmit low-potential signals. The scan lines are configured to transmit the above-mentioned scan signal G(n). The first control line is configured to transmit the first control signal LC1. The second control line is configured to transmit the second control signal LC2. The frequency of the first control signal LC1 may be the same as the frequency of the second control signal LC2. The first control signal LC1 and the second control signal LC2 are both pulse signals. Each of the pulse of the first control signal LC1 and the pulse of the second control signal LC2 can be, but are not limited to, a high potential or a low potential, which can be selected according to a channel type of the first transistor and the second transistor. For example, when the first transistor and the second transistor are N-channel thin film transistors, the pulse of the first control signal LC1 and the pulse of the second control signal LC2 are high potentials; and when the first and second transistors are P-channel thin film transistors, the pulse of the first control signal LC1 and the pulse of the second control signal LC2 are low potentials.
It should be noted that, because the first control signal LC1 and the second control signal LC2 reduce the switching frequency of the first transistor and the second transistor, not only the power consumption of the display panel can be reduced, but also the service life of the gate driving circuit 300 can be increased.
In one embodiment, the display panel further includes a glass substrate, and the gate driving circuit 300 is fabricated on the glass substrate. In the present application, the first control signal LC1 and the second control signal LC2 can be used to prevent the first transistor, the second transistor or the circuit connected to the first transistor and the second transistor in the gate driving circuit 300 from generating a large current, causing the glass substrate to melt, resulting in a large burning area and thus losing the maintenance value. Moreover, it can also prevent safety accidents such as fires.
The gate driver circuit 300 can also be a gate-driver-on-array (GOA) circuit, which can use the original process of the display panel to manufacture the driver circuit of the horizontal scan lines on the substrate around the display area, which can be used to replace the external integrated circuit/chip (IC) to complete the driving of the horizontal scan lines.
In one of the embodiments, this embodiment provides a display device, the display device includes the display panel in at least one of the above embodiments, wherein the data enable signal DE is obtained according to the decoded video data DI.
It is appreciated that, in the display panel provided in this embodiment, the level conversion module 200 is controlled by the data enable signal DE output from the timing controller 100 to switch the potential of the first control signal LC1 and the second control signal LC2 in the vertical blanking interval. The potential switching interval of the two control signals does not change with the change of the refresh frequency, and the potential switching interval is kept constant, which can prevent the potential switching interval of the two control signals from being too short, and improve the service life of the corresponding one of the switch device in the display panel.
It should be noted that the above-mentioned display panel can be, but is not limited to, a liquid crystal display panel, and can also be a self-luminous display panel, for example, an organic light-emitting diode (OLED) display panel, a micro-light-emitting diode (Micro-LED) display panel, mini-light-emitting diode (Mini-LED) display panel, or quantum dot light-emitting diode (QLED) display panel, etc.
The above-mentioned display devices, as devices for displaying video or still images, can be not only fixed terminals such as a television, desktop computers, monitors, billboards etc., but also mobile terminals such as mobile phones, tablet computers, mobile communication terminals, electronic notepads, electronic books, multimedia players, navigators, laptops etc., and also wearable electronic devices such as smart watches, smart glasses, virtual reality devices, augmented reality devices, etc.
It is appreciated that for those of ordinary skill in the art, equivalent substitutions or changes can be made according to the technical solutions and inventive concepts of the present application, and all these changes or substitutions shall fall within the protection scope of the appended claims of the present application.
| Number | Date | Country | Kind |
|---|---|---|---|
| 202210450792.7 | Apr 2022 | CN | national |
| Filing Document | Filing Date | Country | Kind |
|---|---|---|---|
| PCT/CN2022/092913 | 5/16/2022 | WO |
| Publishing Document | Publishing Date | Country | Kind |
|---|---|---|---|
| WO2023/206630 | 11/2/2023 | WO | A |
| Number | Name | Date | Kind |
|---|---|---|---|
| 6104370 | Nakagaki et al. | Aug 2000 | A |
| 7528811 | Iwabuchi | May 2009 | B2 |
| 20060007202 | Satoh | Jan 2006 | A1 |
| 20140292627 | Pyun | Oct 2014 | A1 |
| 20150262528 | Takahara | Sep 2015 | A1 |
| 20160042684 | Kim | Feb 2016 | A1 |
| 20210097917 | Li | Apr 2021 | A1 |
| 20210193007 | Cheng | Jun 2021 | A1 |
| 20220350432 | Takahashi et al. | Nov 2022 | A1 |
| Number | Date | Country |
|---|---|---|
| 104008739 | Aug 2014 | CN |
| 104008742 | Aug 2014 | CN |
| 104934007 | Sep 2015 | CN |
| 106157916 | Nov 2016 | CN |
| 107068088 | Aug 2017 | CN |
| 108154859 | Jun 2018 | CN |
| 207781163 | Aug 2018 | CN |
| 109036309 | Dec 2018 | CN |
| 109064982 | Dec 2018 | CN |
| 109841194 | Jun 2019 | CN |
| 109859670 | Jun 2019 | CN |
| 110827735 | Feb 2020 | CN |
| 111161664 | May 2020 | CN |
| 114220405 | Mar 2022 | CN |
| 216749268 | Jun 2022 | CN |
| 115798382 | Mar 2023 | CN |
| 05-011722 | Jan 1993 | JP |
| 06-318055 | Nov 1994 | JP |
| 11-133930 | May 1999 | JP |
| 2004-341414 | Dec 2004 | JP |
| 2006-011024 | Jan 2006 | JP |
| 2006-178430 | Jul 2006 | JP |
| 2008-022539 | Jan 2008 | JP |
| 2013-061684 | Apr 2013 | JP |
| 10-2011-0110502 | Oct 2011 | KR |
| 10-2012-0059351 | Jun 2012 | KR |
| 10-2016-0077254 | Jul 2016 | KR |
| 10-2017-0080232 | Jul 2017 | KR |
| 10-2018-0027270 | Mar 2018 | KR |
| WO 2014061235 | Apr 2014 | WO |
| WO 2021064509 | Apr 2021 | WO |
| Entry |
|---|
| International Search Report and the Written Opinion Dated Dec. 14, 2022 From the International Searching Authority Re. Application No. PCT/CN2022/092913 and Its Translation Into English. (19 Pages). |
| Grounds of Reason of Rejection Dated Jun. 20, 2023 From the Korean Intellectual Property Office Re. Application No. 10-2022-7021470 and Its Translation Into English. (16 Pages). |
| Notice of Reasons for Refusal Dated Jul. 24, 2024 From the Japan Patent Office Re. Application No. 2002-529654 and Its Translation Into English. (8 Pages). |
| Notification of Office Action and Search Report Dated Sep. 30, 2024 From the State Intellectual Property Office of the People's Republic of China Re. Application No. 202210450792.7 and Its Translation of Office Action into English. (22 Pages). |
| Number | Date | Country | |
|---|---|---|---|
| 20240161679 A1 | May 2024 | US |
