Field of the Invention
The invention relates in general to a display panel, and more particularly to a display panel with high aperture ratio.
Description of the Related Art
Along with the rapid development in display technology, high resolution display capable of processing digital signals and showing more delicate frames has gradually become a mainstream product in the market for whatever panel sizes. That is, the same size requires more pixels.
However, high resolution is usually achieved at the cost of aperture ratio of the pixel. Here, the aperture ratio refers to the ratio of light transmissive area to the entire area of the pixel. The light transmissive area refers to the area of the pixel exclusive of wires and transistors. The higher the aperture ratio, the larger the light transmissive area. In the prior art, during the assembly process of a thin film transistor (TFT) substrate and a color filter (CF) substrate, the two substrates can be aligned according to alignment marks. When the elements on the substrates may be changed, rotated or deformed during the assembly process, the assembly precision will be hard to control and the aperture ratio of the product will be affected.
Therefore, how to maintain high assembly precision of the display panel and high aperture ratio of the pixel so that power consumption of the display can be reduced has become a prominent task for the industries.
The invention is directed to a display panel. According to some embodiments, through the design of disposing a metal layer and an anti-reflection structure on a substrate, the area of the light-shielding matrix can be reduced and the aperture ratio of the display panel can be effectively increased.
According to one embodiment of the present invention, a display panel including a first substrate, a second substrate and a display medium is provided. The first substrate includes a base substrate, a gate, an active layer, a source, a drain, and a shielding structure. The gate is disposed on the base substrate. The active layer is electrically insulated from and corresponding to the gate. The source and the drain are electrically connected to the active layer. The shielding structure is disposed on the active layer and covers at least part of the active layer. The shielding structure includes a metal layer and an anti-reflection structure. The display medium is disposed between the first substrate and the second substrate.
The above and other aspects of the invention will become better understood with regard to the following detailed description of the non-limiting embodiment(s). The following description is made with reference to the accompanying drawings.
Descriptions of the embodiments of the present invention are disclosed below with reference to accompanying drawings. Designations common to the accompanying drawings are used to indicate identical or similar elements. It should be noted that the accompanying drawings are simplified such that the embodiments can be more clearly described, and dimension scales used in the accompanying drawings are not based on actual proportion of the product. Therefore, the specification and accompanying drawings are for explanatory and exemplary purposes only, not for limiting the scope of protection of the present disclosure.
In an embodiment of the present invention, the display panel may include a first substrate, a second substrate and a display medium. The second substrate and the first substrate are disposed oppositely. The display medium is disposed between the first substrate and the second substrate. For example, the first substrate can be realized by a thin film transistor substrate, the second substrate can be realized by a color filter substrate, and the display medium can be realized by a liquid crystal layer, but the present invention is not limited thereto.
In an embodiment of the present invention, the first substrate may include a base substrate, a gate, an active layer, a source, a drain, and a shielding structure. The gate is disposed on the base substrate. The active layer is electrically insulated from and corresponds to the gate. The source and the drain are electrically connected to the active layer. The shielding structure is disposed on the active layer and covers at least part of the active layer. The shielding structure includes a metal layer and an anti-reflection structure. The anti-reflection structure can contact the metal layer.
Different implementations of the display panel of the present invention are disclosed below in the first to the fifth embodiment.
As indicated in
In the first embodiment of the present invention, the first substrate 101 includes a base substrate 10, a gate 21, an active layer 30, a source 22 and a drain 23, a gate insulating layer 40 and a shielding structure 50. The gate 21, the active layer 30, the source 22, the drain 23 and the gate insulating layer 40 form a transistor. The gate 21 is disposed on the base substrate 10. The active layer 30 and the gate 21 are disposed oppositely. The source 22 and the drain 23 are electrically connected to the active layer 30. The active layer 30 is electrically insulated from and corresponds to the gate 21. For example, the gate insulating layer 40 is disposed between the gate 21 and the active layer 30.
In the present embodiment, the base substrate 10 can be realized by a glass substrate or a flexible substrate (formed of plastics for example). The active layer 30 can be realized by an amorphous silicon (a-Si) layer, a polysilicon layer or a metal oxide layer. The metal oxide layer, used in the active layer, can be realized by an indium gallium zinc oxide (IGZO) layer. Moreover, the shielding structure 50 can be realized by a bi-layer or multi-layer structure.
For example, as indicated in
In an embodiment of the present invention, the metal layer 500 is formed of a material selected from the group composed of aluminum (Al), molybdenum (Mo), chromium (Cr), Nickel (Ni), copper (Cu), iron (Fe), neodymium (Nd), an alloy thereof, and a mixture of the said metals and alloy. That is, the metal layer 500 can be realized by the said metals, an alloy thereof, or a mixture of the said metals and alloy. For example, when the metal layer 500 is formed of an alloy, the alloy can be realized by aluminum alloy, nickel alloy or copper alloy.
The anti-reflection structure 501 is formed of a material selected from the group composed of a metal oxide, a metal nitride, a metal alloy oxide, a metal alloy nitride, and a mixture thereof. For example, the anti-reflection structure may include indium zinc oxide (ITO), and indium zinc oxide (IZO).
Additionally, the metal element contained in the anti-reflection structure 501 can be the same as the metal element contained in the metal layer 500. For example, the anti-reflection structure 501 can be formed of an oxide or a nitride of the metal material of the metal layer 500. Moreover, the metal layer 500 can further be oxidized or nitrified to form an anti-reflection structure. Specifically, when the metal layer 500 is formed of aluminum, the anti-reflection structure 501 can be formed of an aluminum oxide or an aluminum nitride. Also, when the metal layer 500 is formed of an alloy, the anti-reflection structure 501 can be formed of an oxide or a nitride of the alloy. Specifically, when the metal layer 500 is formed of an aluminum-nickel alloy, the anti-reflection structure 501 can be formed of an oxide or a nitride of the aluminum-nickel alloy. When the metal layer 500 is formed of an aluminum-copper alloy, the anti-reflection structure 501 can be formed of an oxide or a nitride of the aluminum-copper alloy.
As indicated in
Additionally, the anti-reflection structure 501 can also be realized by a bi-layer or multi-layer structure. For example, the anti-reflection structure 501 may include a first anti-reflection layer 51 and a second anti-reflection layer 52 respectively disposed on two sides of the metal layer 500 as indicated in
However, the present invention does not restrict the number of layers of the anti-reflection structure 501. That is, the anti-reflection structure 501 may include more anti-reflection layers. The anti-reflection structure 501 can be disposed on the upper side and/or the lower side of the metal layer 500. Moreover, there is no restriction regarding the number of layers of the anti-reflection structure 501. When the anti-reflection structure 501 includes multiple anti-reflection layers, for example, the multi-layer anti-reflection structure can be disposed on the upper side of the metal layer 500, and there is no restriction regarding the refractive index n of each anti-reflection layer. For example, the refractive indexes of the multiple anti-reflection layers can gradually increase or decrease towards the light-exiting side. Or, the refractive indexes of the multiple anti-reflection layers can be staggered as large/small/large/small.
In the first embodiment of the present invention, the first substrate 101 may further include a first protection layer 61, a first electrode 71 and a second electrode 72. The first protection layer 61 is disposed between the active layer 30 and the shielding structure 50. The first electrode 71 is in contact with the drain 23. The second electrode 72 is disposed on the first protection layer 61. Additionally, the shielding structure 50 may have the same structure as that illustrated in
The first electrode 71 and the second electrode 72 can be realized by transparent conductive layers formed of such as indium tin oxide (ITO) or indium zinc oxide (IZO). In the present embodiment, the first electrode 71 can be realized by a pixel electrode layer, and the second electrode 72 can be realized by a common electrode layer. As indicated in
In an embodiment of the present invention, the second substrate 200 can be realized by a color filter substrate including a base substrate 80, a color filter 81, a light-shielding matrix 82 and a planarization layer 86. The planarization layer 86 can be realized by an organic transparent planarization layer. The light-shielding matrix 82 includes a plurality of first light-shielding portions 82-1 and a plurality of first opening portions 83. The first light-shielding portions 82-1 are disposed at intervals and extend along a first direction (the Y direction). In this embodiment, the Y direction can be a direction parallel to the data lines 22D. The first opening portions 83 are exposed from the first light-shielding portions 82-1. As indicated in
Since the shielding structure 50 (including a metal layer 500 and an anti-reflection structure 501) already shields the active layer 30, the light-shielding matrix 82 can be used to avoid light from mixing between adjacent pixels. Therefore, at least part of the vertical projection of the active layer 30 on the second substrate 200 falls inside the first opening portion 83. It can be seen from relative relationship between the active layer 30 and the light-shielding matrix 82 as illustrated in a planar diagram that the first opening portion 83 of the light-shielding matrix 82 exposes at least part of the active layer 30. That is, the light-shielding matrix 82 of the present embodiment does not need to shield the active layer 30 in a second direction (the X direction). In some embodiments, the light-shielding matrix 82 can shield part, not all, of the active layer in the second direction. Thus, in some embodiments, the light-shielding matrix 82 can be effectively reduced, and the aperture ratio of the display panel 1 can be increased. The second direction and the first direction are not the same. In the embodiment, X direction can be a direction parallel to the gate lines 21G. In the diagram, the second direction refers to the X direction. In the present embodiment, the second direction is orthogonal to the first direction.
Like the first embodiment, the display panel 2 may include a first substrate 102, a second substrate 200 and a display medium 300. The second substrate 200 and the first substrate 102 are disposed oppositely. The display medium 300 is disposed between the first substrate 102 and the second substrate 200. Moreover, the display panel 2 may also include a spacer 90 disposed between the first substrate 102 and the second substrate 200. The display panel 2 of the second embodiment is different from the display panel 1 of the first embodiment in the structure of the first substrate 102.
In the second embodiment of the present invention, the first substrate 102 includes a base substrate 10, a gate 21, an active layer 30, a source 22 and a drain 23, a gate insulating layer 40 and a shielding structure 50. The gate 21 is disposed on the base substrate 10. The active layer 30 is electrically insulated from and corresponds to the gate 21. The source 22 and the drain 23 are electrically connected to the active layer 30. The gate insulating layer 40 is disposed between the gate 21 and the active layer 30.
The first substrate 102 further may include a first protection layer 61, a first electrode 71 and a second electrode 72. The first protection layer 61 is disposed between the active layer 30 and the shielding structure 50. The first conductive layer 71 is in contact with the drain 23. Furthermore, the shielding structure 50 may have the same structure as that illustrated in
As indicated in
As indicated in
The first electrode 71 and the second electrode 72 can be realized by transparent conductive layers formed of such as ITO or IZO. In the present embodiment, the first electrode 71 can be realized by a pixel electrode layer, and the second electrode 72 can be realized by a common electrode layer. As indicated in
Similarly, in one embodiment of the present invention, the second substrate 200 can be realized by a color filter substrate including a base substrate 80, a color filter 81, a light-shielding matrix 82 and a planarization layer 86. The planarization layer 86 can be realized by an organic transparent planarization layer. As indicated in
Since the shielding structure 50 (including a metal layer 500 and an anti-reflection structure 501) already shields the active layer 30, the light-shielding matrix 82 can be used to avoid light from mixing between adjacent pixels. Therefore, at least part of the vertical projection of the active layer 30 on the second substrate 200 falls inside the first opening portion 83. It can be seen from relative relationship between the active layer 30 and the light-shielding matrix 82 as illustrated in a planar diagram that the first opening portion 83 of the light-shielding matrix 82 exposes at least part of the active layer 30. That is, the light-shielding matrix 82 of the present embodiment does not need to shield the active layer 30 in the X direction. In some embodiments, the light-shielding matrix 82 can shield part, not all, of the active layer in the second direction. Thus, the area of the light-shielding matrix 82 can be reduced, and the aperture ratio of the display panel 2 can be increased.
Like the second embodiment, the display panel 3 may include a first substrate 103, a second substrate 200 and a display medium 300. The second substrate 200 and the first substrate 103 are disposed oppositely. The display medium 300 is disposed between the first substrate 103 and the second substrate 200. Besides, the display panel 3 may also include a spacer 90 disposed between the first substrate 103 and the second substrate 200. The display panel 3 of the present embodiment is different from the display panel 2 of the second embodiment in the shielding structure 50 of the first substrate 103.
In the present embodiment, the shielding structure 50 may have the same structure as that illustrated in
Since the second electrode 72 can be realized by transparent conductive layers formed of such as ITO or IZO, the second electrode 72 can be used as another anti-reflection layer for the shielding structure 50. That is, in the present embodiment, the anti-reflection structure may include an electrode (that is, the second electrode 72), and through the design of making the metal layer 500 directly in contact with the second conductive layer 72, the reflectance of the metal layer 500 can be effectively reduced. Here, the anti-reflection structure 501 disposed above the metal layer 500 can reduce the reflection of the ambient light coming from the outside of the display panel 3, the second electrode 72 reduces the reflection of the light emitted from a backlight module (not illustrated).
In an embodiment of the present invention, the shielding structure 50 may include a metal layer 500, a first anti-reflection layer 51 disposed above the metal layer 500, and a second anti-reflection layer 52 disposed under the metal layer 500 (see
Similarly, as indicated in
In the third embodiment of the present invention, the structure of the second substrate 200 is similar to that of the first and the second embodiments, and is not repeated here.
Like the second embodiment, the display panel 4 may include a first substrate 102, a second substrate 201 and a display medium 300. The second substrate 201 and the first substrate 102 are disposed oppositely. The display medium 300 is disposed between the first substrate 102 and the second substrate 201. Additionally, the display panel 4 may also include a spacer 90 disposed between the first substrate 102 and the second substrate 201. The display panel 4 of the fourth embodiment is different from the display panel 2 of the second embodiment in the structure of the second substrate 201.
Due to the existence of the via 27, part of liquid crystal molecules may be located inside the via 27, making the operation of liquid crystal molecules abnormal. In the present embodiment, the light-shielding matrix 82′ is used to shield the via 27 to avoid the operation of liquid crystal molecules from being abnormal and affecting the display quality.
In the present embodiment, the second substrate 201, such as a color filter substrate, may include a base substrate 80, a color filter 81, a light-shielding matrix 82′ and a planarization layer 86. The planarization layer 86 can be realized by an organic transparent planarization layer. The light-shielding matrix 82′ includes a plurality of first light-shielding portions 82-1, a plurality of second light-shielding portions 82-2 and a plurality of second opening portions 84. The first light-shielding portions 82-1 are disposed at intervals and extend along a first direction. The second light-shielding portions 82-2 extend along a second direction. The first direction and the second direction are not the same. In the present embodiment, the first direction refers the Y direction, and the second direction refers the X direction. The second opening portions 84 are exposed from the first light-shielding portions 82-1 and the second light-shielding portions 82-2.
For example,
In the present embodiment, the light-shielding matrix 82′ is disposed on the via 27, the protrusion 82-2(P) can shield the via 27, and at least part of the vertical projection of the active layer 30 of the first substrate 102 on the second substrate 201 falls inside the second opening portion 84. It can be seen from relative relationship between the active layer 30 and the light-shielding matrix 82′ as illustrated in the diagram that the second opening portion 84 of the light-shielding matrix 82′ exposes at least part of the active layer 30.
Besides, the first light-shielding portions 82-1 of the light-shielding matrix 82′ can be used to avoid light from mixing between adjacent pixels, and the second light-shielding portions 82-2 can be used to shield the via 27. Since the shielding structure 50 (includes the metal layer 500 and the anti-reflection structure 501) already shields the active layer 30, the light-shielding matrix 82′ of the present embodiment can be used to avoid light from mixing between adjacent pixels and correspondingly shield the via 27. In some embodiments, the light-shielding matrix 82 can shield part, not all, of the active layer 30 in the second direction. Thus, the area of the light-shielding matrix 82′ can be effectively reduced, and the aperture ratio of the display panel 4 can be increased.
In the present embodiment, the shielding layer 50 may have the same structure as that illustrated in
Since the second electrode 72 can be realized by transparent conductive layers formed of such as ITO or IZO, the second electrode 72 can be used as another anti-reflection structure for the metal layer 500. That is, through the design of making the metal layer 500 directly in contact with the second conductive layer 72, the reflectance of the metal layer 500 can be effectively reduced.
In the fifth embodiment of the present invention, the display panel may also include a second substrate 201, such as a color filter substrate. The second substrate 201 may include a base substrate 80, a color filter 81, a light-shielding matrix 82′ and a planarization layer 86. The planarization layer 86 can be realized by an organic transparent planarization layer. The light-shielding matrix 82′ is disposed on the via 27, and may include a plurality of first light-shielding portions 82-1 and a plurality of second light-shielding portions 82-2. The first light-shielding portions 82-1 can be used to avoid light from mixing between adjacent pixels. The protrusion 82-2(P) of the second light-shielding portions 82-2 can be used to shield the via 27. Since the shielding structure 50 (including a metal layer 500 and an anti-reflection structure 501) is in contact with the second electrode 72 and shields the active layer 30, the light-shielding matrix 82′ can be used to avoid light from mixing between adjacent pixels and correspondingly shield the via 27. The light-shielding matrix 82′ can shield part, not all, of the active layer 30 in the second direction. Thus, the area of the light-shielding matrix 82′ can be reduced, and the aperture ratio of the display panel 5 can be increased.
The shielding structure 50 of the present invention can be used to shield the active layer 30 of the transistor. Therefore, the light-shielding matrix 82 or 82′ on the opposite side of the substrate does not need to shield the entire active layer 30 or only needs to shield part of the active layer 30. Thus, the area of the light-shielding matrix 82 or 82′ can be reduced and the aperture ratio of the display panel can be increased. Although the display panel is exemplified by a fringe field switching liquid crystal display (FFS LCD) in the above embodiments, the present invention is not limited thereto. The present invention may be applicable to all types of display panel with transistor such as LCD panel and OLED panel. The present invention can also be used in other types of LCD panel in addition to the FFS LCD. Exemplarily but not restrictively, the present invention can be used in twisted nematic (TN) LCD, in-plane switching (IPS) LCD, and vertical alignment (VA) LCD.
In some embodiments of the present invention, the metal layer 500 of the display panel can be used in conjunction with the anti-reflection structure 501 to shield the active layer 30. This is because metal whose reflectance is too high may be unable to effectively shield the active layer 30, and the anti-reflection structure 501 is used to reduce the reflection of the light. Therefore, the metal layer 500 in conjunction with the anti-reflection structure 501 can achieve excellent shielding effect. In an embodiment below, reflectance for different wavelengths of the light reflected by the anti-reflection structure 501 formed of aluminum-copper nitride (Al—Cu—N)/indium zinc oxide (IZO) is measured.
A comparison between
According to the display panel disclosed in above embodiments of the present invention, through the design of disposing a metal layer and an anti-reflection structure on the substrate, the area of the light-shielding matrix can be reduced, the aperture ratio of the display panel can be effectively increased, and power consumption of the display can be further reduced.
While the invention has been described by way of example and in terms of the embodiment(s), it is to be understood that the invention is not limited thereto. On the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.
Number | Date | Country | Kind |
---|---|---|---|
104104282 A | Feb 2015 | TW | national |
This is a continuation of application Ser. No. 15/018,861, filed Feb. 8, 2016 (now allowed) and entitled “DISPLAY PANEL”, which claims the benefit of Taiwan patent application serial number 104104282, filed Feb. 9, 2015, the contents of which are incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
5414547 | Matsuo et al. | May 1995 | A |
6181398 | Libsch | Jan 2001 | B1 |
7388633 | Iwasa | Jun 2008 | B2 |
9647009 | Zhao | May 2017 | B1 |
9664966 | Shim | May 2017 | B2 |
9671646 | Tang | Jun 2017 | B1 |
9684212 | Tateno | Jun 2017 | B2 |
20020014627 | Sato | Feb 2002 | A1 |
20050174520 | Tomihari | Aug 2005 | A1 |
20060011808 | Li | Jan 2006 | A1 |
20060177746 | Yoshikawa | Aug 2006 | A1 |
20060186547 | Wang | Aug 2006 | A1 |
20060207964 | Chen | Sep 2006 | A1 |
20070228965 | Cha | Oct 2007 | A1 |
20090273825 | Ichikawa | Nov 2009 | A1 |
20110234945 | Park | Sep 2011 | A1 |
20110303974 | Kim | Dec 2011 | A1 |
20120214308 | Inada | Aug 2012 | A1 |
20130037702 | Minamikawa | Feb 2013 | A1 |
20130337596 | Hung | Dec 2013 | A1 |
20140175393 | Beak | Jun 2014 | A1 |
20140240628 | Chen | Aug 2014 | A1 |
20140267943 | Yasukawa | Sep 2014 | A1 |
20140293205 | Kim | Oct 2014 | A1 |
20150077393 | Kawachi et al. | Mar 2015 | A1 |
20150192833 | Ono | Jul 2015 | A1 |
20160233236 | Lai | Aug 2016 | A1 |
20160259190 | Yan | Sep 2016 | A1 |
20160275912 | Lee | Sep 2016 | A1 |
20160351600 | Moriwaki | Dec 2016 | A1 |
20170168347 | Li | Jun 2017 | A1 |
20170176810 | Zhang | Jun 2017 | A1 |
20170184915 | Yang | Jun 2017 | A1 |
20170186830 | Tokuda | Jun 2017 | A1 |
Number | Date | Country |
---|---|---|
1334483 | Feb 2002 | CN |
1553527 | Dec 2004 | CN |
5604481 | Oct 2014 | JP |
Entry |
---|
Chinese Office Action dated Jul. 9, 2018. |
Number | Date | Country | |
---|---|---|---|
20170235196 A1 | Aug 2017 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 15018861 | Feb 2016 | US |
Child | 15499781 | US |