Display system

Information

  • Patent Grant
  • 10997901
  • Patent Number
    10,997,901
  • Date Filed
    Wednesday, February 25, 2015
    9 years ago
  • Date Issued
    Tuesday, May 4, 2021
    3 years ago
Abstract
A method of recovering a display having a plurality of pixels, each having a light emitting device and a driving transistor for driving the light emitting device. The driving transistor and the light emitting device are coupled in series between a first power supply and a second power supply. The method illuminates the semiconductor device while negatively biasing the pixel circuit with a recovery voltage different from an image programming voltage. The illuminating may follow a first cycle implementing an image display operation that includes programming the pixel circuit for a valid image and driving the pixel circuit to emit light according to the programming.
Description
FIELD OF INVENTION

The present invention relates to display devices, and more specifically to a pixel circuit, a light emitting device display and an operation technique for the light emitting device display.


BACKGROUND OF THE INVENTION

Electro-luminance displays have been developed for a wide variety of devices, such as, personal digital assistants (PDAs) and cell phones. In particular, active-matrix organic light emitting diode (AMOLED) displays with amorphous silicon (a-Si), poly-silicon, organic, or other driving backplane have become more attractive due to advantages, such as feasible flexible displays, its low cost fabrication, high resolution, and a wide viewing angle.


An AMOLED display includes an array of rows and columns of pixels, each having an organic light emitting diode (OLED) and backplane electronics arranged in the array of rows and columns. Since the OLED is a current driven device, there is a need to provide an accurate and constant drive current.


However, the AMOLED displays exhibit non-uniformities in luminance on a pixel-to-pixel basis, as a result of pixel degradation. Such degradation includes, for example, aging caused by operational usage over time (e.g., threshold shift, OLED aging). Depending on the usage of the display, different pixels may have different amounts of the degradation. There may be an ever-increasing error between the required brightness of some pixels as specified by luminance data and the actual brightness of the pixels. The result is that the desired image will not show properly on the display.


Therefore, there is a need to provide a method and system that is capable of recovering displays.


SUMMARY OF THE INVENTION

It is an object of the invention to provide a method and system that obviates or mitigates at least one of the disadvantages of existing systems.


According to an aspect of the present invention there is provided a method of recovering a display having a plurality of pixels, each having a light emitting device and a driving transistor for driving the light emitting device. The driving transistor and the light emitting device are coupled in series between a first power supply and a second power supply. The method illuminates the semiconductor device while negatively biasing the pixel circuit with a recovery voltage different from an image programming voltage. The illuminating may follow a first cycle implementing an image display operation that includes programming the pixel circuit for a valid image and driving the pixel circuit to emit light according to the programming.


In one implementation, the illumination is with light in the blue or ultraviolet range. In another implementation, the illumination is generated by said semiconductor device itself. The recovery voltage is based on the performance or aging history of the pixel circuit, and the illumination and the recovery voltage may be either constant or pulsed.


Illuminating the semiconductor device while negatively biasing the pixel circuit with a recovery voltage preferably produces a negative induced VT voltage shift in the semiconductor device. The negative induced VT shift may be followed by a positive induced VT shift to minimize the gap between the performances of different pixel circuits, and the negative induced VT shift and the positive induced VT shift may be repeated multiple times.





BRIEF DESCRIPTION OF THE DRAWINGS

These and other features of the invention will become more apparent from the following description in which reference is made to the appended drawings wherein:



FIG. 1 is a diagram showing an example of a pixel circuit in accordance with an embodiment of the present invention;



FIG. 2 is a timing diagram showing exemplary waveforms applied to the pixel circuit of FIG. 1;



FIG. 3 is a diagram showing an example of a display system having a mechanism for a relaxation driving scheme, in accordance with an embodiment of the present invention;



FIG. 4 is a timing diagram showing exemplary waveforms applied to the display system of FIG. 3;



FIG. 5 is a timing diagram showing exemplary frame operations for a recovery driving scheme in accordance with an embodiment of the present invention;



FIG. 6 is a diagram showing an example of pixel components to which the recovery driving scheme of FIG. 5 is applied;



FIG. 7 is a timing diagram showing one example of recovery frames for the recovery driving scheme of FIG. 5;



FIG. 8 is a timing diagram showing another example of recovery frames for the recovery driving scheme of FIG. 5; and



FIG. 9 is a timing diagram showing an example of a driving scheme in accordance with an embodiment of the present invention.





While the invention is susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and will be described in detail herein. It should be understood, however, that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.


DETAILED DESCRIPTION

Embodiments of the present invention are described using an active matrix light emitting display and a pixel that has an organic light emitting diode (OLED) and one or more thin film transistors (TFTs). However, the pixel may include a light emitting device other than OLED, and the pixel may include transistors other than TFTs. The transistors of the pixel and display elements may be fabricated using poly silicon, nano/micro crystalline silicon, amorphous silicon, organic semiconductors technologies (e.g., organic TFTs), NMOS technology, CMOS technology (e.g., MOSFET), metal oxide technologies, or combinations thereof.


In the description, “pixel circuit” and “pixel” are used interchangeably. In the description, “signal” and “line” may be used interchangeably. In the description, “connect (or connected)” and “couple (or coupled)” may be used interchangeably, and may be used to indicate that two or more elements are directly or indirectly in physical or electrical contact with each other.


In the embodiments, each transistor has a gate terminal, a first terminal and a second terminal where the first terminal (the second terminal) may be, but not limited to, a drain terminal or a source terminal (source terminal or drain terminal).


A relaxation driving scheme for recovering pixel components is now described in detail. FIG. 1 illustrates an example of a pixel circuit in accordance with an embodiment of the present invention. The pixel circuit 100 of FIG. 1 employs a relaxation driving scheme for recovering the aging of the pixel elements. The pixel circuit 100 includes an OLED 10, a storage capacitor 12, a driving transistor 14, a switch transistor 16, and a relaxation circuit 18. The storage capacitor 12 and the transistors 14 and 16 form a pixel driver for driving the OLED 10. In FIG. 1, the relaxation circuit 18 is implemented by a transistor 18, hereinafter referred to as transistor 18 or relaxation (switch) transistor 18. In FIG. 1, the transistors 14, 16, and 18 are n-type TFTs.


An address (select) line SEL, a data line Vdata for providing a programming data (voltage) Vdata to the pixel circuit, power supply lines Vdd and Vss, and a relaxation select line RLX for the relaxation are coupled to the pixel circuit 100. Vdd and Vss may be controllable (changeable).


The first terminal of the driving transistor 14 is coupled to the voltage supply line Vdd. The second terminal of the driving transistor 14 is coupled to the anode electrode of the OLED 10 at node B1. The first terminal of the switch transistor 16 is coupled to the data line Vdata. The second terminal of the switch transistor 16 is coupled to the gate terminal of the driving transistor at node A1. The gate terminal of the switch transistor 16 is coupled to the select line SEL. The storage capacitor is coupled to node A1 and node B1. The relaxation switch transistor 18 is coupled to node A1 and node B1. The gate terminal of the relaxation switch transistor 18 is coupled to RLX.


In a normal operation mode (active mode), the pixel circuit 100 is programmed with the programming data (programming state), and then a current is supplied to the OLED 10 (light emission/driving state). In the normal operation mode, the relaxation switch transistor 18 is off. In a relaxation mode, the relaxation switch transistor 18 is on so that the gate-source voltage of the driving transistor 16 is reduced.



FIG. 2 illustrates a driving scheme for the pixel circuit 100 of FIG. 1. The operation for the pixel circuit 100 of FIG. 1 includes four operation cycles X11, X12, X13 and X14. X11, X12, X13 and X14 may form a frame. Referring to FIGS. 1-2, during the first operation cycle X11 (programming cycle), SEL signal is high and the pixel circuit 100 is programmed for a wanted brightness with Vdata. During the second operation cycle X12 (driving cycle), the driving transistor 12 provides current to the OLED 10. During the third operation cycle X13, RLX signal is high and the gate-source voltage of the driving transistor 14 becomes zero. As a result, the driving transistor 14 is not under stress during the fourth operating cycle X14. Thus the aging of the driving transistor 14 is suppressed.



FIG. 3 illustrates an example of a display system having a mechanism for a relaxation driving scheme, in accordance with an embodiment of the present invention. The display system 120 includes a display array 30. The display array 30 is an AMOLED display where a plurality of pixel circuits 32 are arranged in rows and columns. The pixel circuit 32 may be the pixel circuit 100 of FIG. 1. In FIG. 3, four pixel circuits 32 are arranged with 2 rows and 2 columns. However, the number of the pixel circuits 32 is not limited to four and may vary.


In FIG. 3, SEL[i] represents an address (select) line for the ith row (i=1, 2, . . .), which is shared among the pixels in the ith row. In FIG. 3, RLX[i] represents a relaxation (select) line for the ith row, which is shared among the pixels in the ith row. In FIG. 3, Datab[j] represents a data line for the jth column (j=1, 2, . . .), which is shared among the pixels in the jth column. SEL[i] corresponds to SEL of FIG. 1. RLX[i] corresponds to RLX of FIG. 1. Data[j] corresponds to Vdata of FIG. 1.


Data[j] is driven by a source driver 34. SEL[i] and RLX[i] are driven by a gate driver 36. The gate driver 36 provides a gate (select) signal Gate[i] for the ith row. SEL[i] and RLX[i] share the select signal Gate[i] output from the gate driver 36 via a switch circuit SW[i] for the ith row.


The switch circuit SW[i] is provided to control a voltage level of each SEL[i] and RLX[i]. The switch circuit SW[i] includes switch transistors T1, T2, T3, and T4. Enable lines SEL_EN and RLX_EN and a bias voltage line VGL are coupled to the switch circuit SW[i]. In the description, “enable signal SEL_EN” and “enable line SEL_EN” are used interchangeably. In the description, “enable signal RLX_EN” and “enable line RLX_EN” are used interchangeably. A controller 38 controls the operations of the source driver 34, the gate driver 36, SEL_EN, RLX_EN and VGL.


The switch transistor T1 is coupled to a gate driver's output (e.g., Gate[1], Gate [2]) and the select line (e.g., SEL[1], SEL[2]). The switch transistor T2 is coupled to the gate driver's output (e.g., Gate[1], Gate [2]) and the relaxation select line (e.g., RLX[1], RLX[2]). The switch transistor T3 is coupled to the select line (e.g., SEL[1], SEL[2]) and VGL. The switch transistor T4 is coupled to the relaxation select line (e.g., RLX[1], RLX[2]) and VGL. VGL line provides the off voltage of the gate driver 36. VGL is selected so that the switches are Off.


The gate terminal of the switch transistor T1 is coupled to the enable line SEL_EN. The gate terminal of the switch transistor T2 is coupled to the enable line RLX_EN. The gate terminal of the switch transistor T3 is coupled to the enable line RLX_EN. The gate terminal of the switch transistor T4 is coupled to the enable line SEL_EN.


The display system employs a recovery operation including the relaxation operation for recovering the display after being under stress and thus reducing the temporal non-uniformity of the pixel circuits.



FIG. 4 illustrates a driving scheme for the display system 120 of FIG. 3. Referring to FIGS. 3-4, each frame time operation includes a normal operation cycle 50 and a relaxation cycle 52. The normal operation cycle 50 includes a programming cycle and a driving cycle as well understood by one of ordinary skill in the art. In the normal operation cycle 50, SEL_EN is high so that the switch transistors T1 and T4 are on, and RLX_EN is low so that the switch transistors T2 and T3 are off. In the normal operation cycle 50, SEL [i] (i: the row number, i=1, 2, . . .) is coupled to the gate driver 36 (Gate[i]) via the switch transistor T1, and RLX[i] is coupled to VGL (the off voltage of the gate driver) via the transistor T4. The gate driver 36 sequentially outputs a select signal for each row (Gate[1], Gate [2]). Based on the select signal and a programming data (e.g., Data [1], Data [2]), the display system 120 programs a selected pixel circuit and drives the OLED in the selected pixel circuit.


In the relaxation cycle 52, SEL_EN is low, and RLX_EN is high. The switch transistors T2 and T3 are on, and the switch transistors T1 and T4 are off. SEL[i] is coupled to VGL via the switch transistor T3, and RLX[i] is coupled to the gate driver 36 (Gate [i]) via the switch transistor T2. As a result, the relaxation switch transistor (e.g., 18 of FIG. 1) is on. The switch transistor coupled to the data line (e.g., 16 of FIG. 1) is off. The gate-source voltage of the driving transistor (e.g., 14 of FIG. 1) in the pixel circuit 32 becomes, for example, zero.


In the above example, the normal operation and the relaxation operation are implemented in one frame. In another example, the relaxation operation may be implemented in a different frame. In a further example, the relaxation operation may be implemented after an active time on which the display system displays a valid image.


A recovery driving scheme for improving pixel component stabilities is now described in detail. The recovery driving scheme uses a recovery operation to improve the display lifetime, including recovering the degradation of pixel components and reducing temporal non-uniformity of pixels. The recovery driving scheme may include the relaxation operation (FIGS. 1-4). The recovery operation may be implemented after a active time or in an active time.



FIG. 5 illustrates a recovery driving scheme for a display system in accordance with an embodiment of the present invention. The recovery driving scheme 150 of FIG. 5 includes an active time 152 and a recovery time 154 after the active time 152. In FIG. 5, “f(k)” (k=1, 2, . . . , n) represents an active frame. In FIG. 5, “fr(1)” (l=1, 2, . . . , m) represents a recovery frame. During the active time 152, the active frames f(1), f(2), . . . , f(n) are applied to a display. During the recovery time 154, the recovery frames fr(1), fr(2), . . . , fr(m) are applied to the display. The recovery driving scheme 150 is applicable to any displays and pixel circuits.


The active time 152 is a normal operation time on which the display system displays a valid image. Each active frame includes a programming cycle for programming a pixel associated with the valid image and a driving cycle for driving a light emitting device. The recovery time 154 is a time for recovering the display and not for showing the valid image.


For example, after a user turns off the display (i.e., turns off a normal image display function or mode), the recovery frames fr(1), . . . , fr(m) are applied to the display to turn over the pixel's components aging. The aging of the pixel elements includes, for example, threshold voltage shift of transistors and OLED luminance and/or electrical degradation. During the recovery frame fr(1), one can operate the display in the relaxation mode (described above) and/or a mode of reducing OLED luminance and electrical degradation.



FIG. 6 illustrates one example of pixel components to which the recovery driving scheme of FIG. 5 is applied. As shown in FIG. 6, a pixel circuit includes a driving transistor 2 and OLED 4, being coupled in series between a power supply VDD and a power supply VSS. In FIG. 6. the driving transistor 2 is coupled to the power supply VDD. The OLED 4 is coupled to the driving transistor at node B0 and the power supply line VSS. The gate terminal of the driving transistor 2, i.e., node A0, is charged by a programming voltage. The driving transistor 2 provides a current to the OLED 4.


At least one of VSS and VDD is controllable (changeable). In this example, VSS line is a controllable voltage line so that the voltage on VSS is changeable. VDD line may be a controllable voltage line so that the voltage on VDD is changeable. VSS and VDD lines may be shared by other pixel circuits.


It would be well understood by one of ordinary skill in the art that the pixel circuit may include components other than the driving transistor 2 and the OLED 4, such as a switch transistor for selecting the pixel circuit and providing a programming data on a data line to the pixel circuit, and a storage capacitor in which the programming data is stored.



FIG. 7 illustrates one example of recovery frames associated with the recovery deriving scheme of FIG. 5. The recovery time 154A of FIG. 7 corresponds to the recovery time 154 of FIG. 5, and includes initialization frames Y1 and stand by frames Y2. The initialization frames Y1 include frames C1 and C2. The stand by frames Y2 include frames C3, . . . , CK. The stand by frames Y2 are normal stand by frames.


Referring to FIGS. 6-7, during the first frame C1 in the initialization frames Y1, the display is programmed with a high voltage (VP_R) while VSS is high voltage (VSS_R) and VDD is at VDD_R. As a result, node A0 is charged to VP_R and node B0 is charged to VDD_R. Thus, the voltage at OLED 4 will be—(VSS_R-VDD_R). Considering that VSS_R is larger than VDD_R, the OLED 4 will be under negative bias which will help the OLED 4 to recover.


VSS_R is higher than VSS at a normal image programming and driving operation. VP-R may be higher than that of a general programming voltage VP.


During the second frame C2 in the initialization frames Y1, the display is programmed with gray zero while VDD and VSS preserve their previous value. At this point, the gate-source voltage (VGS) of the driving transistor 2 will be—VDD_R. Thus, the driving transistor 2 will recover from the aging. Moreover, this condition will help to reduce the differential aging among the pixels, by balancing the aging effect. If the state of each pixel is known, one can use different voltages instead of zero for each pixel at this stage. As a result, the negative voltage apply to each pixel will be different so that the recovery will be faster and more efficient.


Each pixel may be programmed with different negative recovery voltage, for example, based on the ageing profile (history of the pixel's aging) or a look up table.


In FIG. 7, the frame C2 is located after the frame C1. However, in another example, the frame C2 may be implemented before the frame C1.


The same technique can be applied to a pixel in which the OLED 4 is coupled to the drain of the driving transistor 2 as well.



FIG. 8 illustrates another example of recovery frames associated with the recovery deriving scheme of FIG. 5. The recovery time 154B of FIG. 8 corresponds to the recovery time 154 of FIG. 5, and includes balancing frames Y3 and the stand by frames Y4. The stand by frames Y4 include frames DJ, . . . , Dk. The stand by frames Y4 correspond to the stand by frames Y3 of FIG. 7. The balancing frames Y3 include frames D1, . . . , DJ−1.


During the recovery time 154B, the display runs on uncompensated mode for a number of frames D1−DJ−1 that can be selected based on the ON time of the display. In this mode, the part that aged more start recovering and the part that aged less will age. This will balance the display uniformity over time.


In the above example, the display has the recovery time (154 of FIG. 5) after the active time (152 of FIG. 5). However, in another example, an active frame is divided into programming, driving and relaxation/recovery cycles. FIG. 9 illustrates a further example of a driving scheme for a display in accordance with an embodiment of the present invention. The active frame 160 of FIG. 9 includes a programming cycle 162, a driving cycle 164, and a relaxation/recovery cycle 166. The driving scheme of FIG. 9 is applied to a pixel having the driving transistor 2 and the OLED 4 of FIG. 6.


Referring to FIGS. 6 and 9, during the programming cycle 162, the pixel is programmed with a required programming voltage VP. During the driving cycle 164, the driving transistor 2 provides current to the OLED 4 based on the programming voltage VP. After the driving cycle 164, the relaxation/recovery cycle 166 starts. During the relaxation/recovery cycle 166, the degradation of pixel components is recovered. In this example, the display system implements a recovery operation formed by a first operation cycle 170, a second operation cycle 172 and a third operation cycle 174.


During the first operation cycle 170, VSS goes to VSS_R, and so node B0 is charged to VP-VT (VT: threshold voltage of the driving transistor 4). During the first operation cycle 172, node A0 is charged to VP_R and so the gate voltage of the driving transistor 2 will be—(VP-VT-VP_R). As a result, the pixel with larger programming voltage during the driving cycle 164 will have a larger negative voltage across its gate-source voltage. This will results in faster recovery for the pixels at higher stress condition.


In another example, the display system may be in the relaxation mode during the relaxation/recovery cycle 166.


In a further example, the history of pixels' aging may be used. If the history of the pixel's aging is known, each pixel can be programmed with different negative recovery voltage according to its aging profile. This will result in faster and more effective recovery. The negative recovery voltage is calculated or fetch from a look up table, based on the aging of the each pixel. In the above embodiments, the pixel circuits and display systems are described using n-type transistors. However, one of ordinary skill in the art would appreciate that the n-type transistor in the circuits can be replaced with a p-type transistor with complementary circuit concept. One of ordinary skill in the art would appreciate that the programming, driving and relaxation techniques in the embodiments are also applicable to a complementary pixel circuit having p-type transistors.


1. Some semiconductor devices experience stress annealing or recovery under certain bias, temperature and illumination.


2. For example, oxide semiconductor devices have negative threshold voltage shift under negative bias and illumination condition


3. Here higher energy photons (e.g., in the blue or UV range) can accelerate the negative threshold voltage shift.


Therefore, in one aspect of this invention, a semiconductor device is negatively biased while it is under illumination to induce negative threshold voltage shift in the device.


In another aspect of this invention, a semiconductor device can generate the light by itself to be used for recovery process.


In another aspect of the invention, the semiconductor device can be an array of the pixel and each pixel can be negatively biased and left under illumination.


In another aspect of the invention, the pixel can be biased with different biased levels based on a signal representing the performance of the pixel or aging history of the pixel. The signal can be the stress history, a current level for a given voltage, a voltage for a given current, or any other type of signal representing the pixel performance.


In one aspect of the invention, constant illumination and/or bias conditions are used for recovery.


In another aspect of the invention, pulse illumination and/or bias conditions are used for recovery.


In another aspect of the invention, the negative induced VT shift operation can be followed by stress condition with positive induced VT shift to minimize the gap between the performances of different pixels.


In another aspect of the invention, the negative induced VT shift and positive induced VT shift operations can be repeated multiple times.


Another aspect of this invention will be to use the bias illumination condition to improve non-uniformities associated with the solid state devices, including both initial non-uniformities and those due to aging.


One or more currently preferred embodiments have been described by way of example. It will be apparent to persons skilled in the art that a number of variations and modifications can be made without departing from the scope of the invention as defined in the claims.

Claims
  • 1. A method of recovering a display having a plurality of pixels, each having a light emitting device and a driving transistor for driving the light emitting device, the driving transistor and the light emitting device being coupled in series between a first power supply and a second power supply, the method comprising: illuminating the driving transistor of each pixel of the plurality of pixels while independently negatively biasing the driving transistor of each pixel using a respective recovery voltage different from an image programming voltage, a respective magnitude of negative biasing provided by said respective recovery voltage for each pixel being based specifically on a respective signal representing a performance of said pixel, said respective recovery voltage to reduce non-uniformity of the plurality of pixels including both initial non-uniformities and non-uniformities caused by aging, said illuminating the driving transistor while negatively biasing the driving transistor with the respective recovery voltage producing a negative induced VT voltage shift in the driving transistor; andfollowing said negative induced VT shift in the driving transistor, driving the driving transistor based on said respective signal representing a performance of said pixel to induce a positive VT shift determined to minimize gaps in performances of different pixel circuits.
  • 2. The method of claim 1 in which the illumination is with light in the blue or ultraviolet range.
  • 3. The method of claim 1 in which the negative induced VT shift and the positive induced VT shift are repeated multiple times.
  • 4. The method of claim 1 in which the illumination is generated by said light emitting device of each pixel.
  • 5. The method of claim 1 in which the respective signal representing the performance of the pixel represents a current level for a given voltage or a voltage level for a given current.
  • 6. The method of claim 5 in which non-uniformities associated with the plurality of pixels including both initial non-uniformities and non-uniformities caused by aging are reduced by using different respective recovery voltages to bias the driving transistor of each pixel.
  • 7. The method of claim 1 in which the illumination and the recovery voltage are substantially constant.
  • 8. The method of claim 1 in which the illumination and the recovery voltage are pulses.
  • 9. A method for a display including a plurality of pixel circuits, each having a light emitting device and a driving transistor for driving the light emitting device, the method comprising: during a first cycle, implementing an image display operation including programming each pixel circuit for a valid image and driving the pixel circuit to emit light according to the programming;during a second cycle, implementing a recovery operation for recovering a portion of the display, the recovery operation including illuminating the driving transistor of each pixel circuit while independently negatively biasing the driving transistor of each pixel using a respective recovery voltage different from an image programming voltage for a valid image, a respective magnitude of negative biasing provided by said respective recovery voltage for each pixel being based specifically on a respective signal representing a performance of said pixel, said respective recovery voltage to reduce non-uniformity of the plurality of pixels including both initial non-uniformities and non-uniformities caused by aging, said illuminating the driving transistor while negatively biasing the driving transistor with the respective recovery voltage producing a negative induced VT voltage shift in the driving transistor; andfollowing said negative induced VT shift in the driving transistor, driving the driving transistor based on said respective signal representing a performance of said pixel to induce a positive VT shift determined to minimize gaps in performances of different pixel circuits.
  • 10. The method of claim 9 in which the illumination is with light in the blue or ultraviolet range.
  • 11. The method of claim 9 in which the negative induced VT shift and the positive induced VT shift are repeated multiple times.
  • 12. The method of claim 9 in which the illumination is generated by said light emitting device of the pixel circuit.
  • 13. The method of claim 9 in which the respective signal representing the performance of the pixel represents a current level for a given voltage or a voltage level for a given current.
  • 14. The method of claim 13 in which non-uniformities associated with the plurality of pixels including both initial non-uniformities and non-uniformities caused by aging are reduced by using different respective recovery voltages to bias the driving transistor of each pixel circuit.
  • 15. The method of claim 9 in which the illumination and the recovery voltage are substantially constant.
  • 16. The method of claim 9 in which the illumination and the recovery voltage are pulses.
CROSS REFERENCE TO RELATED APPLICATION

This application claims the benefit of U.S. Provisional Patent Application No. 61/946,427, filed Feb. 28, 2014 (Attorney Docket No. 058161-000028PL01), which is hereby incorporated by reference in its entirety.

US Referenced Citations (372)
Number Name Date Kind
4354162 Wright Oct 1982 A
4758831 Kasahara et al. Jul 1988 A
4963860 Stewart Oct 1990 A
4975691 Lee Dec 1990 A
4996523 Bell et al. Feb 1991 A
5051739 Hayashida et al. Sep 1991 A
5222082 Plus Jun 1993 A
5266515 Robb et al. Nov 1993 A
5498880 Lee et al. Mar 1996 A
5589847 Lewis Dec 1996 A
5619033 Weisfield Apr 1997 A
5648276 Hara et al. Jul 1997 A
5670973 Bassetti et al. Sep 1997 A
5684365 Tang et al. Nov 1997 A
5686935 Weisbrod Nov 1997 A
5712653 Katoh et al. Jan 1998 A
5714968 Ikeda Feb 1998 A
5747928 Shanks et al. May 1998 A
5748160 Shieh et al. May 1998 A
5784042 Ono et al. Jul 1998 A
5790234 Matsuyama Aug 1998 A
5815303 Berlin Sep 1998 A
5870071 Kawahata Feb 1999 A
5874803 Garbuzov et al. Feb 1999 A
5880582 Sawada Mar 1999 A
5903248 Irwin May 1999 A
5917280 Burrows et al. Jun 1999 A
5923794 McGrath et al. Jul 1999 A
5952789 Stewart et al. Sep 1999 A
5990629 Yamada et al. Nov 1999 A
6023259 Howard et al. Feb 2000 A
6069365 Chow et al. May 2000 A
6081131 Ishii Jun 2000 A
6091203 Kawashima et al. Jul 2000 A
6097360 Holloman Aug 2000 A
6144222 Ho Nov 2000 A
6157583 Starnes et al. Dec 2000 A
6166489 Thompson et al. Dec 2000 A
6177915 Beeteson et al. Jan 2001 B1
6225846 Wada et al. May 2001 B1
6229508 Kane May 2001 B1
6232939 Saito et al. May 2001 B1
6246180 Nishigaki Jun 2001 B1
6252248 Sano et al. Jun 2001 B1
6259424 Kurogane Jul 2001 B1
6274887 Yamazaki et al. Aug 2001 B1
6288696 Holloman Sep 2001 B1
6300928 Kim Oct 2001 B1
6303963 Ohtani et al. Oct 2001 B1
6306694 Yamazaki et al. Oct 2001 B1
6307322 Dawson et al. Oct 2001 B1
6316786 Mueller et al. Nov 2001 B1
6320325 Cok et al. Nov 2001 B1
6323631 Juang Nov 2001 B1
6323832 Nishizawa et al. Nov 2001 B1
6345085 Yeo et al. Feb 2002 B1
6348835 Sato et al. Feb 2002 B1
6365917 Yamazaki Apr 2002 B1
6373453 Yudasaka Apr 2002 B1
6384427 Yamazaki et al. May 2002 B1
6392617 Gleason May 2002 B1
6399988 Yamazaki Jun 2002 B1
6414661 Shen et al. Jul 2002 B1
6420758 Nakajima Jul 2002 B1
6420834 Yamazaki et al. Jul 2002 B2
6420988 Azami et al. Jul 2002 B1
6433488 Bu Aug 2002 B1
6445376 Parrish Sep 2002 B2
6468638 Jacobsen et al. Oct 2002 B2
6489952 Tanaka et al. Dec 2002 B1
6501098 Yamazaki Dec 2002 B2
6501466 Yamagashi et al. Dec 2002 B1
6512271 Yamazaki et al. Jan 2003 B1
6518594 Nakajima et al. Feb 2003 B1
6524895 Yamazaki et al. Feb 2003 B2
6531713 Yamazaki Mar 2003 B1
6559594 Fukunaga et al. May 2003 B2
6573195 Yamazaki et al. Jun 2003 B1
6573584 Nagakari et al. Jun 2003 B1
6576926 Yamazaki et al. Jun 2003 B1
6580408 Bae et al. Jun 2003 B1
6580657 Sanford et al. Jun 2003 B2
6583775 Sekiya et al. Jun 2003 B1
6583776 Yamazaki et al. Jun 2003 B2
6587086 Koyama Jul 2003 B1
6593691 Nishi et al. Jul 2003 B2
6594606 Everitt Jul 2003 B2
6597203 Forbes Jul 2003 B2
6611108 Kimura Aug 2003 B2
6617644 Yamazaki et al. Sep 2003 B1
6618030 Kane et al. Sep 2003 B2
6641933 Yamazaki et al. Nov 2003 B1
6661180 Koyama Dec 2003 B2
6661397 Mikami et al. Dec 2003 B2
6670637 Yamazaki et al. Dec 2003 B2
6677713 Sung Jan 2004 B1
6680577 Inukai et al. Jan 2004 B1
6687266 Ma et al. Feb 2004 B1
6690344 Takeuchi et al. Feb 2004 B1
6693388 Oomura Feb 2004 B2
6693610 Shannon et al. Feb 2004 B2
6697057 Koyama et al. Feb 2004 B2
6720942 Lee et al. Apr 2004 B2
6734636 Sanford et al. May 2004 B2
6738034 Kaneko et al. May 2004 B2
6738035 Fan May 2004 B1
6771028 Winters Aug 2004 B1
6777712 Sanford et al. Aug 2004 B2
6780687 Nakajima et al. Aug 2004 B2
6806638 Lih et al. Oct 2004 B2
6806857 Sempel et al. Oct 2004 B2
6809706 Shimoda Oct 2004 B2
6859193 Yumoto Feb 2005 B1
6861670 Ohtani et al. Mar 2005 B1
6873117 Ishizuka Mar 2005 B2
6873320 Nakamura Mar 2005 B2
6878968 Ohnuma Apr 2005 B1
6909114 Yamazaki Jun 2005 B1
6909419 Zavracky et al. Jun 2005 B2
6919871 Kwon Jul 2005 B2
6937215 Lo Aug 2005 B2
6940214 Komiya et al. Sep 2005 B1
6943500 LeChevalier Sep 2005 B2
6954194 Matsumoto et al. Oct 2005 B2
6956547 Bae et al. Oct 2005 B2
6995510 Murakami et al. Feb 2006 B2
6995519 Arnold et al. Feb 2006 B2
7022556 Adachi Apr 2006 B1
7023408 Chen et al. Apr 2006 B2
7027015 Booth, Jr. et al. Apr 2006 B2
7034793 Sekiya et al. Apr 2006 B2
7088051 Cok Aug 2006 B1
7106285 Naugler Sep 2006 B2
7116058 Lo et al. Oct 2006 B2
7129914 Knapp et al. Oct 2006 B2
7129917 Yamazaki et al. Oct 2006 B2
7141821 Yamazaki et al. Nov 2006 B1
7161566 Cok et al. Jan 2007 B2
7193589 Yoshida et al. Mar 2007 B2
7199516 Seo et al. Apr 2007 B2
7220997 Nakata May 2007 B2
7235810 Yamazaki et al. Jun 2007 B1
7245277 Ishizuka Jul 2007 B2
7248236 Nathan et al. Jul 2007 B2
7264979 Yamagata et al. Sep 2007 B2
7274345 Imamura et al. Sep 2007 B2
7274363 Ishizuka et al. Sep 2007 B2
7279711 Yamazaki et al. Oct 2007 B1
7304621 Oomori et al. Dec 2007 B2
7310092 Imamura Dec 2007 B2
7315295 Kimura Jan 2008 B2
7317429 Shirasaki et al. Jan 2008 B2
7319465 Mikami et al. Jan 2008 B2
7321348 Cok et al. Jan 2008 B2
7339636 Voloschenko et al. Mar 2008 B2
7355574 Leon et al. Apr 2008 B1
7358941 Ono et al. Apr 2008 B2
7402467 Kadono et al. Jul 2008 B1
7414600 Nathan et al. Aug 2008 B2
7432885 Asano et al. Oct 2008 B2
7474285 Kimura Jan 2009 B2
7485478 Yamagata et al. Feb 2009 B2
7502000 Yuki et al. Mar 2009 B2
7535449 Miyazawa May 2009 B2
7554512 Steer Jun 2009 B2
7569849 Nathan et al. Aug 2009 B2
7619594 Hu Nov 2009 B2
7619597 Nathan et al. Nov 2009 B2
7697052 Yamazaki et al. Apr 2010 B1
7825419 Yamagata et al. Nov 2010 B2
7859492 Kohno Dec 2010 B2
7868859 Tomida et al. Jan 2011 B2
7876294 Sasaki et al. Jan 2011 B2
7948170 Striakhilev et al. May 2011 B2
7969390 Yoshida Jun 2011 B2
7995010 Yamazaki et al. Aug 2011 B2
8044893 Nathan et al. Oct 2011 B2
8115707 Nathan et al. Feb 2012 B2
8299984 Nathan Oct 2012 B2
8378362 Heo et al. Feb 2013 B2
8493295 Yamazaki et al. Jul 2013 B2
8497525 Yamagata et al. Jul 2013 B2
20010002703 Koyama Jun 2001 A1
20010004190 Nishi et al. Jun 2001 A1
20010013806 Notani Aug 2001 A1
20010015653 De Jong et al. Aug 2001 A1
20010020926 Kujik Sep 2001 A1
20010026127 Yoneda et al. Oct 2001 A1
20010026179 Saeki Oct 2001 A1
20010026257 Kimura Oct 2001 A1
20010030323 Ikeda Oct 2001 A1
20010033199 Aoki Oct 2001 A1
20010038098 Yamazaki et al. Nov 2001 A1
20010043173 Troutman Nov 2001 A1
20010045929 Prache et al. Nov 2001 A1
20010052606 Sempel et al. Dec 2001 A1
20010052898 Osame et al. Dec 2001 A1
20020000576 Inukai Jan 2002 A1
20020011796 Koyama Jan 2002 A1
20020011799 Kimura Jan 2002 A1
20020011981 Kujik Jan 2002 A1
20020015031 Fujita et al. Feb 2002 A1
20020015032 Koyama et al. Feb 2002 A1
20020030528 Matsumoto et al. Mar 2002 A1
20020030647 Hack et al. Mar 2002 A1
20020036463 Yoneda et al. Mar 2002 A1
20020047852 Inukai et al. Apr 2002 A1
20020048829 Yamazaki et al. Apr 2002 A1
20020050795 Imura May 2002 A1
20020053401 Ishikawa et al. May 2002 A1
20020070909 Asano et al. Jun 2002 A1
20020080108 Wang Jun 2002 A1
20020084463 Sanford et al. Jul 2002 A1
20020101172 Bu Aug 2002 A1
20020101433 McKnight Aug 2002 A1
20020113248 Yamagata et al. Aug 2002 A1
20020122308 Ikeda Sep 2002 A1
20020130686 Forbes Sep 2002 A1
20020154084 Tanaka et al. Oct 2002 A1
20020158823 Zavracky et al. Oct 2002 A1
20020163314 Yamazaki et al. Nov 2002 A1
20020167471 Everitt Nov 2002 A1
20020180369 Koyama Dec 2002 A1
20020180721 Kimura et al. Dec 2002 A1
20020186214 Siwinski Dec 2002 A1
20020190332 Lee et al. Dec 2002 A1
20020190924 Asano et al. Dec 2002 A1
20020190971 Nakamura et al. Dec 2002 A1
20020195967 Kim et al. Dec 2002 A1
20020195968 Sanford et al. Dec 2002 A1
20030020413 Oomura Jan 2003 A1
20030030603 Shimoda Feb 2003 A1
20030062524 Kimura Apr 2003 A1
20030063081 Kimura et al. Apr 2003 A1
20030071804 Yamazaki et al. Apr 2003 A1
20030076048 Rutherford Apr 2003 A1
20030090445 Chen et al. May 2003 A1
20030090447 Kimura May 2003 A1
20030090481 Kimura May 2003 A1
20030095087 Libsch May 2003 A1
20030107560 Yumoto et al. Jun 2003 A1
20030111966 Mikami et al. Jun 2003 A1
20030122745 Miyazawa Jul 2003 A1
20030140958 Yang et al. Jul 2003 A1
20030151569 Lee et al. Aug 2003 A1
20030169219 LeChevalier Sep 2003 A1
20030174152 Noguchi Sep 2003 A1
20030179626 Sanford et al. Sep 2003 A1
20030197663 Lee et al. Oct 2003 A1
20030206060 Suzuki Nov 2003 A1
20030230980 Forrest et al. Dec 2003 A1
20040027063 Nishikawa Feb 2004 A1
20040056604 Shih et al. Mar 2004 A1
20040066357 Kawasaki Apr 2004 A1
20040070557 Asano et al. Apr 2004 A1
20040080262 Park et al. Apr 2004 A1
20040080470 Yamazaki et al. Apr 2004 A1
20040090400 Yoo May 2004 A1
20040108518 Jo Jun 2004 A1
20040113903 Mikami et al. Jun 2004 A1
20040129933 Nathan et al. Jul 2004 A1
20040130516 Nathan et al. Jul 2004 A1
20040135749 Kondakov et al. Jul 2004 A1
20040145547 Oh Jul 2004 A1
20040150592 Mizukoshi et al. Aug 2004 A1
20040150594 Koyama et al. Aug 2004 A1
20040150595 Kasai Aug 2004 A1
20040155841 Kasai Aug 2004 A1
20040174347 Sun et al. Sep 2004 A1
20040174349 Libsch Sep 2004 A1
20040179005 Jo Sep 2004 A1
20040183759 Stevenson et al. Sep 2004 A1
20040189627 Shirasaki et al. Sep 2004 A1
20040196275 Hattori Oct 2004 A1
20040201554 Satoh Oct 2004 A1
20040207615 Yumoto Oct 2004 A1
20040233125 Tanghe et al. Nov 2004 A1
20040239596 Ono et al. Dec 2004 A1
20040252089 Ono et al. Dec 2004 A1
20040257355 Naugler Dec 2004 A1
20040263437 Hattori Dec 2004 A1
20050007357 Yamashita et al. Jan 2005 A1
20050030267 Tanghe et al. Feb 2005 A1
20050035709 Furuie et al. Feb 2005 A1
20050057459 Miyazawa Mar 2005 A1
20050067970 Libsch et al. Mar 2005 A1
20050067971 Kane Mar 2005 A1
20050068270 Awakura Mar 2005 A1
20050088085 Nishikawa et al. Apr 2005 A1
20050088103 Kageyama et al. Apr 2005 A1
20050110420 Arnold et al. May 2005 A1
20050117096 Voloschenko et al. Jun 2005 A1
20050140598 Kim et al. Jun 2005 A1
20050140610 Smith et al. Jun 2005 A1
20050145891 Abe Jul 2005 A1
20050156831 Yamazaki et al. Jul 2005 A1
20050168416 Hashimoto et al. Aug 2005 A1
20050206590 Sasaki et al. Sep 2005 A1
20050225686 Brummack et al. Oct 2005 A1
20050260777 Brabec et al. Nov 2005 A1
20050269959 Uchino et al. Dec 2005 A1
20050269960 Ono et al. Dec 2005 A1
20050285822 Reddy et al. Dec 2005 A1
20050285825 Eom et al. Dec 2005 A1
20060007072 Choi et al. Jan 2006 A1
20060012310 Chen et al. Jan 2006 A1
20060027807 Nathan et al. Feb 2006 A1
20060030084 Young Feb 2006 A1
20060038758 Routley et al. Feb 2006 A1
20060044227 Hadcock Mar 2006 A1
20060066527 Chou Mar 2006 A1
20060092185 Jo et al. May 2006 A1
20060097965 Deane May 2006 A1
20060187154 Tsuchida Aug 2006 A1
20060232522 Roy et al. Oct 2006 A1
20060261841 Fish Nov 2006 A1
20060264143 Lee et al. Nov 2006 A1
20060273997 Nathan Dec 2006 A1
20060284801 Yoon et al. Dec 2006 A1
20070001937 Park et al. Jan 2007 A1
20070001939 Hashimoto et al. Jan 2007 A1
20070008268 Park et al. Jan 2007 A1
20070008297 Bassetti Jan 2007 A1
20070046195 Chin et al. Mar 2007 A1
20070069998 Naugler et al. Mar 2007 A1
20070080905 Takahara Apr 2007 A1
20070080906 Tanabe Apr 2007 A1
20070080908 Nathan et al. Apr 2007 A1
20070080918 Kawachi et al. Apr 2007 A1
20070103419 Uchino et al. May 2007 A1
20070120785 Kimura May 2007 A1
20070182671 Nathan et al. Aug 2007 A1
20070273294 Nagayama Nov 2007 A1
20070285359 Ono Dec 2007 A1
20070296672 Kim et al. Dec 2007 A1
20080042948 Yamashita Feb 2008 A1
20080055209 Cok Mar 2008 A1
20080074413 Ogura Mar 2008 A1
20080088549 Nathan et al. Apr 2008 A1
20080122803 Izadi et al. May 2008 A1
20080230118 Nakatani et al. Sep 2008 A1
20090032807 Shinohara et al. Feb 2009 A1
20090051283 Cok et al. Feb 2009 A1
20090096722 Moriya Apr 2009 A1
20090160743 Tomida et al. Jun 2009 A1
20090162961 Deane Jun 2009 A1
20090167644 White Jul 2009 A1
20090174628 Wang et al. Jul 2009 A1
20090184898 Yamashita Jul 2009 A1
20090213046 Nam Aug 2009 A1
20090262101 Nathan Oct 2009 A1
20090284451 Yamamoto Nov 2009 A1
20100013746 Seto Jan 2010 A1
20100052524 Kinoshita Mar 2010 A1
20100078230 Rosenblatt et al. Apr 2010 A1
20100079711 Tanaka Apr 2010 A1
20100097335 Jung Apr 2010 A1
20100133994 Song et al. Jun 2010 A1
20100134456 Oyamada Jun 2010 A1
20100156279 Tamura et al. Jun 2010 A1
20100225634 Levey Sep 2010 A1
20100237374 Chu et al. Sep 2010 A1
20100328294 Sasaki et al. Dec 2010 A1
20110069059 Lee Mar 2011 A1
20110090210 Sasaki et al. Apr 2011 A1
20110133636 Matsuo et al. Jun 2011 A1
20110134157 Chaji Jun 2011 A1
20110180825 Lee et al. Jul 2011 A1
20120212468 Govil Aug 2012 A1
20130009930 Cho Jan 2013 A1
20130032831 Chaji et al. Feb 2013 A1
20130113785 Sumi May 2013 A1
Foreign Referenced Citations (84)
Number Date Country
1294034 Jan 1992 CA
2109951 Nov 1992 CA
2 249 592 Jul 1998 CA
2 368 386 Sep 1999 CA
2 242 720 Jan 2000 CA
2 354 018 Jun 2000 CA
2 436 451 Aug 2002 CA
2 438 577 Aug 2002 CA
2 483 645 Dec 2003 CA
2 463 653 Jan 2004 CA
2498136 Mar 2004 CA
2522396 Nov 2004 CA
2443206 Mar 2005 CA
2472671 Dec 2005 CA
2567076 Jan 2006 CA
2526782 Apr 2006 CA
1381032 Nov 2002 CN
1448908 Oct 2003 CN
20 2006 005427 Jun 2006 DE
0 940 796 Sep 1999 EP
1 028 471 Aug 2000 EP
1 103 947 May 2001 EP
1 130 565 Sep 2001 EP
1 184 833 Mar 2002 EP
1 194 013 Apr 2002 EP
1 310 939 May 2003 EP
1 335 430 Aug 2003 EP
1 372 136 Dec 2003 EP
1 381 019 Jan 2004 EP
1 418 566 May 2004 EP
1 429 312 Jun 2004 EP
1 439 520 Jul 2004 EP
1 465 143 Oct 2004 EP
1 467 408 Oct 2004 EP
1 517 290 Mar 2005 EP
1 521 203 Apr 2005 EP
2317499 May 2011 EP
2 205 431 Dec 1988 GB
09 090405 Apr 1997 JP
10-153759 Jun 1998 JP
10-254410 Sep 1998 JP
11 231805 Aug 1999 JP
11-282419 Oct 1999 JP
2000056847 Feb 2000 JP
2000-077192 Mar 2000 JP
2000-089198 Mar 2000 JP
2000-352941 Dec 2000 JP
2002-91376 Mar 2002 JP
2002-268576 Sep 2002 JP
2002-278513 Sep 2002 JP
2002-333862 Nov 2002 JP
2003-022035 Jan 2003 JP
2003-076331 Mar 2003 JP
2003-150082 May 2003 JP
2003-177709 Jun 2003 JP
2003-271095 Sep 2003 JP
2003-308046 Oct 2003 JP
2005-057217 Mar 2005 JP
2006065148 Mar 2006 JP
2009282158 Dec 2009 JP
485337 May 2002 TW
502233 Sep 2002 TW
538650 Jun 2003 TW
569173 Jan 2004 TW
WO 9425954 Nov 1994 WO
WO 9948079 Sep 1999 WO
WO 0127910 Apr 2001 WO
WO 02067327 Aug 2002 WO
WO 03034389 Apr 2003 WO
WO 03063124 Jul 2003 WO
WO 03077231 Sep 2003 WO
WO 03105117 Dec 2003 WO
WO 2004003877 Jan 2004 WO
WO 2004034364 Apr 2004 WO
WO 2005022498 Mar 2005 WO
WO 2005029455 Mar 2005 WO
WO 2005055185 Jun 2005 WO
WO 2006053424 May 2006 WO
WO 2006063448 Jun 2006 WO
WO 2006137337 Dec 2006 WO
WO 2007003877 Jan 2007 WO
WO 2007079572 Jul 2007 WO
WO 2010023270 Mar 2010 WO
WO 2011052472 May 2011 WO
Non-Patent Literature Citations (81)
Entry
Ahnood et al.: “Effect of threshold voltage instability on field effect mobility in thin film transistors deduced from constant current measurements”; dated Aug. 2009 (3 pages).
Alexander et al.: “Pixel circuits and drive schemes for glass and elastic AMOLED displays”; dated Jul. 2005 (9 pages).
Alexander et al.: “Unique Electrical Measurement Technology for Compensation, Inspection, and Process Diagnostics of AMOLED HDTV”; dated May 2010 (4 pages).
Ashtiani et al.: “AMOLED Pixel Circuit With Electronic Compensation of Luminance Degradation”; dated Mar. 2007 (4 pages).
Chaji et al.: “A Current-Mode Comparator for Digital Calibration of Amorphous Silicon AMOLED Displays”; dated Jul. 2008 (5 pages).
Chaji et al.: “A fast settling current driver based on the CCII for AMOLED displays”; dated Dec. 2009 (6 pages).
Chaji et al.: “A Low-Cost Stable Amorphous Silicon AMOLED Display with Full V˜T- and V˜O˜L˜E˜D Shift Compensation”; dated May 2007 (4 pages).
Chaji et al.: “A low-power driving scheme for a-Si:H active-matrix organic light-emitting diode displays”; dated Jun. 2005 (4 pages).
Chaji et al.: “A low-power high-performance digital circuit for deep submicron technologies”; dated Jun. 2005 (4 pages).
Chaji et al.: “A novel a-Si:H AMOLED pixel circuit based on short-term stress stability of a-Si:H TFTs”; dated Oct. 2005 (3 pages).
Chaji et al.: “A Novel Driving Scheme and Pixel Circuit for AMOLED Displays”; dated Jun. 2006 (4 pages).
Chaji et al.: “A novel driving scheme for high-resolution large-area a-Si:H AMOLED displays”; dated Aug. 2005 (4 pages).
Chaji et al.: “A Stable Voltage-Programmed Pixel Circuit for a-Si:H AMOLED Displays”; dated Dec. 2006 (12 pages).
Chaji et al.: “A Sub-μA fast-settling current-programmed pixel circuit for AMOLED displays”; dated Sep. 2007.
Chaji et al.: “An Enhanced and Simplified Optical Feedback Pixel Circuit for AMOLED Displays”; dated Oct. 2006.
Chaji et al.: “Compensation technique for DC and transient instability of thin film transistor circuits for large-area devices”; dated Aug. 2008.
Chaji et al.: “Driving scheme for stable operation of 2-TFT a-Si AMOLED pixel”; dated Apr. 2005 (2 pages).
Chaji et al.: “Dynamic-effect compensating technique for stable a-Si:H AMOLED displays”; dated Aug. 2005 (4 pages).
Chaji et al.: “Electrical Compensation of OLED Luminance Degradation”; dated Dec. 2007 (3 pages).
Chaji et al.: “eUTDSP: a design study of a new VLIW-based DSP architecture”; dated My 2003 (4 pages).
Chaji et al.: “Fast and Offset-Leakage Insensitive Current-Mode Line Driver for Active Matrix Displays and Sensors”; dated Feb. 2009 (8 pages).
Chaji et al.: “High Speed Low Power Adder Design With a New Logic Style: Pseudo Dynamic Logic (SDL)”; dated Oct. 2001 (4 pages).
Chaji et al.: “High-precision, fast current source for large-area current-programmed a-Si flat panels”; dated Sep. 2006 (4 pages).
Chaji et al.: “Low-Cost AMOLED Television with IGNIS Compensating Technology”; dated May 2008 (4 pages).
Chaji et al.: “Low-Cost Stable a-Si:H AMOLED Display for Portable Applications”; dated Jun. 2006 (4 pages).
Chaji et al.: “Low-Power Low-Cost Voltage-Programmed a-Si:H AMOLED Display”; dated Jun. 2008 (5 pages).
Chaji et al.: “Merged phototransistor pixel with enhanced near infrared response and flicker noise reduction for biomolecular imaging”; dated Nov. 2008 (3 pages).
Chaji et al.: “Parallel Addressing Scheme for Voltage-Programmed Active-Matrix OLED Displays”; dated May 2007 (6 pages).
Chaji et al.: “Pseudo dynamic logic (SDL): a high-speed and low-power dynamic logic family”; dated 2002 (4 pages).
Chaji et al.: “Stable a-Si:H circuits based on short-term stress stability of amorphous silicon thin film transistors”; dated May 2006 (4 pages).
Chaji et al.: “Stable Pixel Circuit for Small-Area High-Resolution a-Si:H AMOLED Displays”; dated Oct. 2008 (6 pages).
Chaji et al.: “Stable RGBW AMOLED display with OLED degradation compensation using electrical feedback”; dated Feb. 2010 (2 pages).
Chaji et al.: “Thin-Film Transistor Integration for Biomedical Imaging and AMOLED Displays”; dated 2008 (177 pages).
European Search Report and Written Opinion for Application No. 08 86 5338 dated Nov. 2, 2011 (7 pages).
European Search Report for European Application No. EP 04 78 6661 dated Mar. 9, 2009.
European Search Report for European Application No. EP 05 75 9141 dated Oct. 30, 2009.
European Search Report for European Application No. EP 05 82 1114 dated Mar. 27, 2009 (2 pages).
European Search Report for European Application No. EP 07 71 9579 dated May 20, 2009.
European Search Report dated Mar. 26, 2012 in corresponding European Patent Application No. 10000421.7 (6 pages).
Extended European Search Report dated Apr. 27, 2011 issued during prosecution of European patent application No. 09733076.5 (13 pages).
Goh et al., “A New a-Si:H Thin Film Transistor Pixel Circul for Active-Matrix Organic Light-Emitting Diodes”, IEEE Electron Device Letters, vol. 24, No. 9, Sep. 2003, 4 pages.
International Search Report for International Application No. PCT/CA02/00180 dated Jul. 31, 2002 (3 pages).
International Search Report for International Application No. PCT/CA2004/001741 dated Feb. 21, 2005.
International Search Report for International Application No. PCT/CA2005/001844 dated Mar. 28, 2006 (2 pages).
International Search Report for International Application No. PCT/CA2005/001007 dated Oct. 18, 2005.
International Search Report for International Application No. PCT/CA2007/000652 dated Jul. 25, 2007.
International Search Report for International Application No. PCT/CA2008/002307, dated Apr. 28, 2009 (3 pages).
International Search Report for International Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages).
International Search Report dated Jul. 30, 2009 for International Application No. PCT/CA2009/000501 (4 pages).
Jafarabadiashtiani et al.: “A New Driving Method for a-Si AMOLED Displays Based on Voltage Feedback”; dated 2005 (4 pages).
Lee et al.: “Ambipolar Thin-Film Transistors Fabricated by PECVD Nanocrystalline Silicon”; dated 2006 (6 pages).
Ma e y et al: “Organic Light-Emitting Diode/Thin Film Transistor Integration for foldable Displays” Conference record of the 1997 International display research conference and international workshops on LCD technology and emissive technology. Toronto, Sep. 15-19, 1997 (6 pages).
Matsueda y et al.: “35.1: 2.5-in. AMOLED with Integrated 6-bit Gamma Compensated Digital Data Driver”; dated May 2004.
Nathan et al.: “Backplane Requirements for Active Matrix Organic Light Emitting Diode Displays”; dated 2006 (16 pages).
Nathan et al.: “Call for papers second international workshop on compact thin-film transistor (TFT) modeling for circuit simulation”; dated Sep. 2009 (1 page).
Nathan et al.: “Driving schemes for a-Si and LTPS AMOLED displays”; dated Dec. 2005 (11 pages).
Nathan et al.: “Invited Paper: a-Si for AMOLED—Meeting the Performance and Cost Demands of Display Applications (Cell Phone to HDTV)”, dated 2006 (4 pages).
Nathan et al.: “Thin film imaging technology on glass and plastic” ICM 2000, Proceedings of the 12th International Conference on Microelectronics, (IEEE Cat. No. 00EX453), Tehran Iran; dated Oct. 31-Nov. 2, 2000, pp. 11-14, ISBN: 964-360-057-2, p. 13, col. 1, line 11-48; (4 pages).
Nathan, et al., “Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic”, IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004, pp. 1477-1486.
Office Action issued in Chinese Patent Application 200910246264.4 Dated Jul. 5, 2013; 8 pages.
Patent Abstracts of Japan, vol. 2000, No. 09, Oct. 13, 2000—JP 2000 172199 A, Jun. 3, 2000, abstract.
Patent Abstracts of Japan, vol. 2002, No. 03, Apr. 3, 2002 (Apr. 4, 2004 & JP 2001 318627 A (Semiconductor EnergyLab DO LTD), Nov. 16, 2001, abstract, paragraphs '01331-01801, paragraph '01691, paragraph '01701, paragraph '01721 and figure 10.
Philipp: “Charge transfer sensing” Sensor Review, vol. 19, No. 2, Dec. 31, 1999 (Dec. 31, 1999), 10 pages.
Rafati et al.: “Comparison of a 17 b multiplier in Dual-rail domino and in Dual-rail D L (D L) logic styles”; dated 2002 (4 pages).
Safavaian et al.: “Three-TFT image sensor for real-time digital X-ray imaging”; dated Feb. 2, 2006 (2 pages).
Safavian et al.: “3-TFT active pixel sensor with correlated double sampling readout circuit for real-time medical x-ray imaging”; dated Jun. 2006 (4 pages).
Safavian et al.: “A novel current scaling active pixel sensor with correlated double sampling readout circuit for real time medical x-ray imaging”; dated May 2007 (7 pages).
Safavian et al.: “A novel hybrid active-passive pixel with correlated double sampling CMOS readout circuit for medical x-ray imaging”; dated May 2008 (4 pages).
Safavian et al.: “Self-compensated a-Si:H detector with current-mode readout circuit for digital X-ray fluoroscopy”; dated Aug. 2005 (4 pages).
Safavian et al.: “TFT active image sensor with current-mode readout circuit for digital x-ray fluoroscopy [5969D-82]”; dated Sep. 2005 (9 pages).
Sanford, James L., et al., “4.2 TFT AMOLED Pixel Circuits and Driving Methods”, SID 03 Digest, ISSN/0003, 2003, pp. 10-13.
Stewart M. et al., “Polysilicon TFT technology for active matrix OLED displays” IEEE transactions on electron devices, vol. 48, No. 5; Dated May, 2001 (7 pages).
Tatsuya Sasaoka et al., 24.4L; Late-News Paper: A 13.0-inch AM-Oled Display with Top Emitting Structure and Adaptive Current Mode Programmed Pixel Circuit (TAC), SID 01 Digest, (2001), pp. 384-387.
Vygranenko et al.: “Stability of indium-oxide thin-film transistors by reactive ion beam assisted deposition”; dated 2009.
Wang et al.: “Indium oxides by reactive ion beam assisted evaporation: From material study to device application”; dated Mar. 2009 (6 pages).
Written Opinion dated Jul. 30, 2009 for International Application No. PCT/CA2009/000501 (6 pages).
Yi He et al., “Current-Source a-Si:H Thin Film Transistor Circuit for Active-Matrix Organic Light-Emitting Displays”, IEEE Electron Device Letters, vol. 21, No. 12, Dec. 2000, pp. 590-592.
Zhiguo Meng et al; “24.3: Active-Matrix Organic Light-Emitting Diode Display implemented Using Metal-Induced Unilaterally Crystallized Polycrystalline Silicon Thin-Film Transistors”, SID 01Digest, (2001), pp. 380-383.
International Search Report for Application No. PCT/IB2014/059409, Canadian Intellectual Property Office, dated Jun. 12, 2014 (4 pages).
Written Opinion for Application No. PCT/IB2014/059409, Canadian Intellectual Property Office, dated Jun. 12, 2014 (5 pages).
Extended European Search Report for Application No. EP 14181848.4, dated Mar. 5, 2015, (9 pages).
Related Publications (1)
Number Date Country
20150248860 A1 Sep 2015 US
Provisional Applications (1)
Number Date Country
61946427 Feb 2014 US