Patent Grant
10360846
The present invention relates to systems using digital values driven by pulse-width modulation.
Flat-panel displays are widely used in conjunction with computing devices, in portable devices, and for entertainment devices such as televisions. Such displays typically employ a plurality of pixels distributed over a display substrate to display images, graphics, or text. In a color display, each pixel includes light emitters that emit light of different colors, such as red, green, and blue. For example, liquid crystal displays (LCDs) employ liquid crystals to block or transmit light from a backlight behind the liquid crystals and organic light-emitting diode (OLED) displays rely on passing current through a layer of organic material that glows in response to the current. Displays using inorganic light emitting diodes (LEDs) are also in widespread use for outdoor signage and have been demonstrated in a 55-inch television.
Displays are typically controlled with either a passive-matrix (PM) control employing electronic circuitry external to the display substrate or an active-matrix (AM) control employing electronic circuitry formed directly on the display substrate and associated with each light-emitting element. Both OLED displays and LCDs using passive-matrix control and active-matrix control are available. An example of such an AM OLED display device is disclosed in U.S. Pat. No. 5,550,066.
Active-matrix circuits are commonly constructed with thin-film transistors (TFTs) in a semiconductor layer formed over a display substrate and employing a separate TFT circuit to control each light-emitting pixel in the display. The semiconductor layer is typically amorphous silicon or poly-crystalline silicon and is distributed over the entire flat-panel display substrate. The semiconductor layer is photolithographically processed to form electronic control elements, such as transistors and capacitors. Additional layers, for example insulating dielectric layers and conductive metal layers are provided, often by evaporation or sputtering, and photolithographically patterned to form electrical interconnections, or wires.
Typically, each display sub-pixel is controlled by one control element, and each control element includes at least one transistor. For example, in a simple active-matrix organic light-emitting diode (OLED) display, each control element includes two transistors (a select transistor and a power transistor) and one capacitor for storing a charge specifying the luminance of the sub-pixel. Each OLED element employs an independent control electrode connected to the power transistor and a common electrode. In contrast, an LCD typically uses a single transistor to control each pixel. Control of the light-emitting elements is usually provided through a data signal line, a select signal line, a power connection and a ground connection. Active-matrix elements are not necessarily limited to displays and can be distributed over a substrate and employed in other applications requiring spatially distributed control.
Liquid crystals are readily controlled by a voltage applied to the single control transistor. In contrast, the light output from both organic and inorganic LEDs is a function of the current that passes through the LEDs. The light output by an LED is generally linear in response to current but is very non-linear in response to voltage. Thus, in order to provide a well-controlled LED, it is preferred to use a current-controlled circuit to drive each of the individual LEDs in a display. Furthermore, inorganic LEDs typically have variable efficiency at different current, voltage, or luminance levels. It is therefore more efficient to drive the inorganic LED with a particular desired constant current.
Pulse width modulation (PWM) schemes control luminance by varying the time during which a constant current is supplied to a light emitter. A fast response to a pulse is desirable to control the current and provide good temporal resolution for the light emitter. However, capacitance and inductance inherent in circuitry on a light-emitter substrate can reduce the frequency with which pulses can be applied to a light emitter. This problem is sometimes addressed by using pre-charge current pulses on the leading edge of the driving waveform and a discharge pulse on the trailing edge of the waveform. However, this increases power consumption in the system and can, for example, consume approximately half of the total power for controlling the light emitters.
Pulse-width modulation is used to provide dimming for light-emissive devices such as back-light units in liquid crystal displays. For example, U.S. Patent Publication No. 2008/0180381 describes a display apparatus with a PWM dimming control function in which the brightness of groups of LEDs in a backlight are controlled to provide local dimming and thereby improve the contrast of the LCD.
OLED displays are also known to include PWM control, for example as taught in U.S. Patent Publication No. 2011/0084993. In this design, a storage capacitor is used to store the data value desired for display at the pixel. A variable-length control signal for controlling a drive transistor with a constant current is formed by a difference between the analog data value and a triangular wave form. However, this design requires a large circuit and six control signals, limiting the display resolution for a thin-film transistor backplane.
U.S. Pat. No. 7,738,001 describes a passive-matrix control method for OLED displays. By comparing a data value to a counter in a row or column driver, a binary control signal indicates when the pixel in the corresponding row or column should be turned on. This approach requires a counter and comparison circuit for each pixel in a row or column and is only feasible for passive-matrix displays. U.S. Pat. No. 5,731,802 describes a passive-matrix control method for displays. However, large passive-matrix displays can suffer from flicker.
U.S. Pat. No. 5,912,712 discloses a method for expanding a pulse width modulation sequence to adapt to varying video frame times by controlling a clock signal. This design does not use pulse width modulation for controlling a display pixel.
There remains a need, therefore, for active-matrix display systems that provide efficient, constant current drive signals to light emitters and have high resolutions.
The present invention includes, among various embodiments, a system incorporating a plurality of distributed elements, each incorporating a multi-bit pulse-width modulation circuit for independently providing multi-bit pulse-width modulation control to each element. In some embodiments, the system is a digital-drive display system or, more succinctly, a digital display. An array of elements such as display pixels is arranged, for example on a display substrate. Each element includes an output device, such as a light emitter, a digital memory for storing a multi-bit digital value, such as a pixel value, and a drive circuit that drives the output device in response to the multi-bit digital value. The drive circuit can provide a voltage or a current in response to the value of the multi-bit digital value. The drive circuit can provide a constant current source that is supplied to the output device for a time period corresponding to the multi-bit digital value.
Constant current sources are useful for driving light-emitting diodes (LEDs) because LEDs are typically most efficient within a limited range of currents so that a temporally varied constant current drive is more efficient than a variable current drive or variable voltage drive. However, conventional schemes for providing temporal control, for example pulse width modulation (PWM), are generally employed in passive-matrix displays which suffer from flicker and are therefore limited to relatively small displays. A prior-art constant-current drive used in an OLED active-matrix display requires analog storage and complex control schemes with relatively large circuits and many control signals to provide a temporal control, limiting the density of pixels on a display substrate.
The present invention at least partially addresses these limitations by providing digital storage for a multi-bit digital value at each element location. Digital storage is not practical for conventional flat-panel displays that use thin-film transistors because the thin-film circuits required for digital pixel value storage are much too large to achieve desirable display resolution. However, according to the present invention, small micro transfer printed integrated circuits (chiplets) having a crystalline semiconductor substrate can provide small, high-performance digital pixel value storage circuits and temporally controlled constant-current LED drive circuits in a digital display with practical resolution. Such a display has excellent resolution because the chiplets are very small, has excellent efficiency by using constant-current drive for LEDs, and has reduced flicker by using a high-frequency active-matrix control structure.
In further embodiments of the present invention, display pixels are repeatedly loaded with different multi-bit digital values making up a full-bit digital value to provide arbitrary bit depth and gray-scale resolution. Control signals provided by a system controller enables output devices, such as micro-light-emitting diodes, in each element for a period corresponding to the multi-bit digital values loaded into the array of elements.
In some embodiments of the present invention, a distributed pulse-width modulation system comprises:
an array of pulse-width modulation elements, each element including a digital memory for storing a multi-bit digital value and a drive circuit that drives an output device in response to the multi-bit digital value stored in the digital memory;
a system controller including a memory for storing a multi-bit digital value for each element and a communication circuit for communicating each multi-bit digital value to each corresponding pulse-width modulation element.
In some embodiments, the present invention is a distributed pulse-width modulation system because pulse-width modulation elements in the array are spatially distributed over a substrate and each provided an independent pulse-width modulation control to the output device in the element. Each element can store a different multi-bit digital value and each output device in the element in the array can independently output the different multi-bit digital value, so that each element has a different output.
In other embodiments, a pixel circuit for a digital display system comprises a digital memory for storing a multi-bit digital value and a drive circuit that drives a light emitter in response to the multi-bit digital value stored in the digital memory.
In yet further embodiments, a method of controlling a distributed pulse-width modulation system comprises:
providing an array of multi-bit digital values;
loading each element of the array of elements with a multi-bit digital value of the array of multi-bit digital values;
providing a timing signal to each element;
combining the timing signal and the multi-bit digital value to provide a temporally controlled signal in each element, the temporally controlled signal responsive to the value of the multi-bit digital value; and
driving the output device of each element in response to the temporally controlled signal.
In one aspect, the disclosed technology includes a distributed pulse-width modulation system, including: an array of pulse-width modulation elements, each element including a digital memory for storing a plurality of multi-bit digital values, the multi-bit digital values all having the same number of bits; a drive circuit for each stored multi-bit digital value; and an output device for each stored multi-bit digital value, wherein for each stored multi-bit digital value, the corresponding drive circuit driving the corresponding output device in response to the multi-bit digital value stored in the digital memory; and a system controller including a memory for storing the multi-bit digital values for each pulse-width modulation element and a communication circuit for communicating each multi-bit digital value to each corresponding pulse-width modulation element.
In certain embodiments, the system controller includes a timing circuit for providing timing signals to each element and wherein the timing signals control the rate at which the output devices are driven in response to the multi-bit digital values stored in the digital memory.
In certain embodiments, each element comprises a PWM counter with a counter output having as many bits as the number of bits in the multi-bit digital values and a comparator circuit for each stored multi-bit digital value, wherein each comparator circuit compares the counter output to the corresponding multi-bit digital value, and wherein each drive circuit is responsive to the output of the corresponding comparator circuit.
In certain embodiments, the comparator circuit is a parallel comparator circuit.
In certain embodiments, the comparator circuit is a serial comparator circuit.
In certain embodiments, the drive circuit comprises an output state indicating whether the output is off or on and the drive circuit drives the output device to output a signal when the output state is on and drives the output device such that the output device does not output a signal when the output state is off.
In certain embodiments, the drive circuit drives the output device to output a signal in a constant state over time when the output state is on.
In certain embodiments, the signal is an electrical signal and the constant state is a constant current or a constant voltage, or both.
In certain embodiments, the system includes a cycle counter and wherein the cycle counter is separate from the PWM counter or wherein the cycle counter and the PWM counter are part of a common counter, the PWM counter operating with the cycle counter to provide multiple cycles of PWM timing signals for the multi-bit digital values.
In certain embodiments, the drive circuit comprises an output state indicating whether the output is off or on and wherein the drive circuit includes circuitry to set the output state to the off state when the lower counter bits are equal to zero.
In certain embodiments, the comparator circuit includes an exclusive NOR combination of at least a portion of the bits of the counter value and the bits of the corresponding multi-bit digital value.
In certain embodiments, the digital memory is a register, a random access memory, or a content addressable memory.
In certain embodiments, the output device is a light emitter, a light-emitting diode, an inorganic light-emitting diode, or a micro-light-emitting diode.
In another aspect, the disclosed technology includes a method of operating the distributed pulse-width modulation system as described in an exemplary embodiment above, the method including: loading the multi-bit digital values into the digital memory of each element; and driving each output device in response to the corresponding multi-bit digital value.
In another aspect, the disclosed technology includes a method of operating the distributed pulse-width modulation system of an exemplary embodiment above, the method including: loading the multi-bit digital values into each element; setting the PWM counter to an initial count value; and repeatedly operating the PWM counter to count and comparing the PWM counter output to each multi-bit digital value with the comparator circuit and, if the PWM counter output matches the multi-bit digital value, driving each output device with the drive circuit to output a signal or to stop outputting a signal.
In certain embodiments, the element includes a cycle counter and comprising restarting the PWM counter each time the cycle counter counts and restarting the cycle counter responsive to the communication circuit.
In certain embodiments, the drive circuit includes an output state indicating whether the output is off or on.
In certain embodiments, the method includes setting the output state to the off state responsive to the PWM counter output equaling zero or starting a count cycle.
In certain embodiments, the method includes setting the output state to the on state responsive to the PWM counter output equaling zero or starting a count cycle.
In certain embodiments, the drive circuit comprises an output state indicating whether the output is off or on.
In certain embodiments, the method includes setting the output state to the on state responsive to the PWM counter bits equaling the stored multi-bit digital value.
In certain embodiments, the method includes setting the output state to the off state responsive to the PWM counter bits equaling the stored multi-bit digital value.
In certain embodiments, each comparator circuit is a parallel comparator circuit and the digital memory includes registers having parallel register outputs, and comprising simultaneously comparing each bit of the multi-bit digital value in the corresponding register to the corresponding bit of the PWM counter output with the corresponding parallel comparator circuit and driving each output device, with the corresponding drive circuit, to output a signal in response to a match between the corresponding multi-bit digital value and the PWM counter output.
In certain embodiments, each comparator circuit is a serial comparator circuit and the digital memory is a random access memory storing the bits of each multi-bit digital value at a common address in corresponding bit planes, and comprising sequentially comparing each bit of the multi-bit digital values to the corresponding bit of the PWM counter output with the corresponding serial comparator circuit and driving each output device, with the corresponding drive circuit, to output a signal in response to a match between the corresponding multi-bit digital value and the PWM counter output.
The foregoing and other objects, aspects, features, and advantages of the present disclosure will become more apparent and better understood by referring to the following description taken in conjunction with the accompanying drawings, in which:
The features and advantages of the present disclosure will become more apparent from the detailed description set forth below when taken in conjunction with the drawings, in which like reference characters identify corresponding elements throughout. In the drawings, like reference numbers generally indicate identical, functionally similar, and/or structurally similar elements. The figures are not drawn to scale since the variation in size of various elements in the Figures is too great to permit depiction to scale.
Referring to the perspective illustration of
The system controller 40 can be, for example, an integrated circuit including the memory 42, such as a static or dynamic memory, and the communication circuit 44 can be a logic circuit with output drivers (such as transistors) providing signals on output wires connected, for example, to the bus 60 connected to the system substrate 82 and to row lines 84 and column lines 86 to provide active-matrix-addressed control to the array of elements 20. For example, the electrical connections on the system substrate 82 can be electrically conductive wires. For clarity, the electrical connections between the bus 60 and the row lines 84 and column lines 86 are not shown.
The element 20 can be, for example, an integrated circuit including the digital memory 28 and the drive circuit 26 can be an analog or digital or mixed-signal circuit with output drivers (such as transistors) controlling the output device 27. The element 20 can be provided in a bare die, unpackaged integrated circuit, or discrete components and can be mounted on the system substrate 82 using micro-transfer printing.
The distributed pulse-width modulation system 10 can be a display system, the output device 27 can be a light emitter, for example a light-emitting diode (LED) such as an inorganic micro-light-emitting diode, and the system controller 40 can be a display controller. The elements 20 can be pixels and the multi-bit digital values can be pixel values specifying light output from the LEDs. The elements 20 can form an array of elements 20 arranged in rows and columns on the system substrate 82 to form a display. As illustrated in
The system controller 40 provides a multi-bit digital value to each element 20. This can be done in any of a variety of ways. In the embodiment illustrated in
Referring specifically to
Referring also to
If the cycle is not done, the counter value is tested in step 140 and, if it is not zero, the output is enabled in step 150, the down counter 22 is decremented in step 130, and the cycle counter is decremented in step 180, responsive to the clock signal 32. The test process is then repeated by testing the cycle state in step 160. If the counter value is zero, the cycle counter is decremented in step 180 and the test process is repeated by testing the cycle state in step 160. The time required to count down the cycle counter can be less than a frame time period (to reduce flicker).
In some embodiments, the system controller 40 includes a timing circuit 46 (for example, as in
Pulse-width modulation is usefully employed with light-emitting diodes, since light-emitting diodes tend to have an optimum current and voltage operating parameter at which the LED performance is optimal for some operating characteristic, for example efficiency, or the LED current-to-illuminance transfer function is non-linear. Thus, it is an advantage in some applications to provide a constant power to the output device 27 and to modulate the output device 27 output using temporal modulation, such as pulse-width modulation, to provide variable output over a period of time greater than the minimum pulse width period, for example to provide variable luminance. Thus, in some embodiments, the drive circuit 26 provides a voltage or a current corresponding for a portion of a time period corresponding to the value of the multi-bit digital value and provides a constant current or voltage that is supplied to the output device 27 for that time period.
According to further embodiments of the present invention, different clock rates are provided to the elements 20 to provide different operating time periods corresponding to different portions of a single digital value. In such embodiments, the system controller 40 includes a memory 42 for storing a full-bit digital value for each element 20. The full-bit digital value includes a plurality of multi-bit digital values, and the communication circuit 44 communicates each multi-bit digital value to each corresponding element 20 sequentially. The full-bit digital value is the desired output value for the output devices 27 over a time period, for example a frame period. For example, a full-bit digital value can be an 8-bit value having values ranging from zero to 255 and representing a range of luminance values from minimum luminance at zero to maximum luminance at 255 (i.e., from off to maximum brightness). If the multi-bit value loaded into the elements 20 has the same number of bits as the full-bit digital value, a pulse-width modulation function is provided as described above with respect to
However, in other embodiments, the digital memory 28 and the counter 22 in the elements 20 have fewer bits than the full-bit pixel value. For example, the full-bit digital value can be 8 bits but the digital memory 28 and the counter 22 in the elements 20 can store only 4 bits. In this case, the multi-bit digital value (the value that is loaded into the elements 20) is only 4 bits so that the full-bit digital value (having 8 bits) includes a plurality (two) of multi-bit digital values (of four bits each). In another example, the multi-bit digital value (the value that is loaded into the elements 20) is only 2 bits so that the full-bit digital value (having 8 bits) includes a plurality (four) of multi-bit digital values (of two bits each). It is not necessary that every multi-bit digital value have the same number of bits, so long as the digital memory 28 is sufficiently large for the bits in the largest multi-bit digital value. For example, if the full-bit digital value has 8 bits, the multi-bit values can be two bits, three bits, and three bits. The number of bits in each of the multi-bit digital values of a full-bit digital value must sum to the number of bits in the full-bit digital value. A full-bit digital value can be divided in different ways into different numbers of different multi-bit digital values. For example, if the full-bit digital value has 12 bits, the multi-bit values can include six two-bit multi-bit digital values, four three-bit multi-bit digital values, three four-bit multi-bit digital values, or six two-bit multi-bit digital values. In another example, if the full-bit digital value has 12 bits, the multi-bit values can include one three-bit multi-bit digital values, one five-bit multi-bit digital values, and one four-bit multi-bit digital values.
In a conventional binary numbering system as used by computer scientists, the bits in a number are labeled B0, B1, B2, and so on corresponding to the place of the bit in the binary number and arranged sequentially from right to left in a graphic numerical depiction. Each successive place to the left represents a value twice that of the previous place to the right. B0 is typically designated the least significant bit and has a place value of one. B1 is the next bit and has a place value twice that of B0, in this case two, and B2 has a place value twice that of B1, in this case four. Thus the nth bit has a place value equal to 2**n and is conventionally designated as B(n−1), where 2**n (or 2{circumflex over ( )}n) represents 2 raised to the nth power or 2 raised to the exponent n. The different multi-bit digital values making up a full-bit digital value therefore have different relative values depending on their relative places in the full-bit digital value. The least significant bit of each multi-bit digital value will have a value 2**n, where n is the place of the least significant bit of the multi-bit digital value. For example, if the full-bit digital value has 8 bits and is made up of a first four-bit multi-bit digital value corresponding to the first lower four bits of the full-bit digital value (B0, B1, B2, B3), the second four-bit multi-bit digital values corresponding to the second upper four bits of the full-bit digital value (B4, B5, B6, B7) have a value 2**4 (equal to 16) greater than the first four-bit multi-bit digital value.
In a pulse-width modulated system, the values represent portions of a time period where the maximum value is equivalent to the maximum time period and the minimum value (typically zero) is equal to the minimum time period, typically zero time. One bit in the value is the minimum change and is chosen to correspond to the desired minimum change in the chosen time period. Thus each multi-bit digital value in a full-bit digital value has a minimum period value corresponding to its least significant bit value. For example, in an 8-bit full-bit digital value system with two four-bit multi-bit values and where each bit in the value corresponds to one msec, each of the first four-bit multi-bit digital values (corresponding to bits B0, B1, B2, B3 of the full-bit digital value) represents a one-msec time period. However, each of the second four-bit multi-bit digital values (corresponding to bits B4, B5, B6, B7 of the full-bit digital value) represent a period equal to 2**n where n=4 so that the period represented by each value of the second four-bit multi-bit digital value is 16×one msec or 16 msecs.
Referring to
Referring to
Thus, the first multi-bit digital value has a clock signal 32 with a first period and the second multi-bit digital value has a clock signal 32 with a second period that is related to the first period by the relative values of the lower bits and the upper bits in the full-bit digital value. In some embodiments, the second period has a length that is 2**n times the first period wherein n is the place value of the least significant bit in the second multi-bit digital value. During the counting period for each multi-bit digital value, the period of the clock signal 32 can be set by the timing circuit 46 of the system controller 40. Alternatively, the period of the clock signal 32 can be determined by the logic circuit 29, for example by providing a frequency divider for the clock signal 32 used to drive the cycle counter and the down counter 22. Note that the clock signal 32 used to load data into the elements 20 can have a different frequency, for example much higher than the counting frequency to reduce the time spent loading data into the elements 20.
Referring to
Thus, in a method of the present invention, an array of full-bit digital values is provided, each full-bit digital value including at least first and second multi-bit digital values. Each element 20 of the array of elements 20 is loaded with the first multi-bit digital value of the array of full-bit digital values and a first timing signal provided to each element 20. The timing signal and the first multi-bit digital value are combined to provide a control signal in each element 20, the control signal responsive to the value of the first multi-bit digital value, and the output device of each element 20 is driven in response to the control signal. Each element 20 of the array of elements 20 is loaded with the second multi-bit digital value of the array of full-bit digital values and a second timing signal provided to each element 20. The second timing signal and the second multi-bit digital value are combined to provide a control signal in each element 20, the control signal responsive to the value of the second multi-bit digital value, and the output device 27 of each element 20 is driven in response to the control signal.
The first and second timing signals can be the same timing signal and the different clock signal rates corresponding to the different first and second multi-bit digital values formed in the element 20 or, alternatively, different clock signal rates corresponding to the different first and second multi-bit digital values formed in the element 20 can be provided by the system controller 40, for example with the timing circuit 46.
The circuit of
The digital memories 28 are loaded together through the serial input 30 in response to the clock signal 32. (Loading logic is not shown but can be controlled by the logic circuit 29 in each counter.) The multi-bit digital values are then applied to the up and down counters 23, 22 using the logic circuit 29. Digital circuits for controlling serial shift registers, loading counters, and providing clock signals can be made using convention Boolean logic and available integrated circuit modules. Once the output of the up and down counters 23, 22 are combined through the respective OR logic circuit 24, operation of the output device 27 can begin. If both the up and down counters 23, 22 have a non-zero value, the Toggle flip-flop will respond to the clock signal 32 and alternately provide a signal to the AND gates on the inputs applied to the counters. If the Q output of the Toggle flip-flop is positive and the down counter 22 is clocked, its value is decremented and the Toggle flip-flop changes state to enable the clock input to the up counter. The next clock signal 32 will increment the up counter 23 and switch the Toggle state again. Thus, the up and down counters 23, 22 are alternately controlled by the Toggle flip-flop as long as they have non-zero contents. The delay circuits 25 prevent race conditions and ensure that the changes in Toggle flip-flop state do not inadvertently clock the up or down counters 23, 22. (Other logic designs can also prevent race conditions.) Once either of the up or down counters 23, 22 has a zero value, the Toggle flip-flop state is fixed so that the other counter is selected and responds to each clock signal 32. The up counter 23 counts up to the maximum value of the counter and then once more until it is at zero and then no longer responds to further clock signals 32. The down counter 22 counts down until it is at zero and then no longer responds to further clock signals 32. The Toggle flip-flop Q output (corresponding to the down counter state) is combined with the output of the down counter OR logic circuit 24 to provide an Enable signal for the output device 27. The Toggle flip-flop QNOT output (inverse of output Q and corresponding to the up counter state) is combined with the output of the up counter OR logic circuit 24 to provide a disable signal for the output device 27. Thus, as long as the Toggle flip-flop is alternating states and the up and down counters 23, 22 are non-zero, the output device 27 will alternate between an on and off state. Once one of the up or down counters 23, 22 is at zero, the Toggle flip-flop state is fixed. Since the Enable and Disable signals are mutually exclusive, in some embodiments, it is not necessary to produce both, but they are both provided for clarity of exposition. The logic circuits of
The circuit embodiments of
In the embodiment of
The digital memories 28 in the elements 20 can take a variety of forms according to a corresponding variety of embodiments. In the embodiment of
In an alternative embodiment, referring to
The element 20 of
Once the multi-bit digital values are loaded into the digital memory 28, each register presents all of the bits of the stored multi-bit digital value at the same time on parallel output lines and the pulse-width modulation cycle can begin. Each of the stored bits is combined with the corresponding bit of the PWM counter 22 with a logical AND and the output of each logical AND bit combination is combined in a multi-input AND gate whose output is HIGH only if each of the bits in the stored multi-bit digital value matches the corresponding bit of the PWM counter 22 counter output.
An output state flip-flop 92 or latch stores the output state. The output state flip-flop 92 is illustrated as a T flip-flop for simplicity and understanding, since its state toggles between off and on, but the output state flip-flop 92 can be a T flip-flop, an SR flip-flop, a D flip-flop, or a latch. If the output state is off (for example the output state flip-flop 92 stores a LOW value), the output device 27 does not output a signal. If the output state is on (for example the output state flip-flop 92 stores a HIGH value), the output device 27 does output a signal. At the beginning of a PWM cycle, for example at the commencement of a frame period in a display, just after the multi-bit digital values are loaded into the digital memory 28, or following a counting cycle reaching a count output of zero, the output state flip-flop 92 can be set to an off (LOW) state, for example with the PWM counter reset signal as shown. The PWM counter reset signal sets the PWM counter 22 to its maximum value (e.g., 1023 for a 10-bit multi-bit digital value) for example by providing a PWM clock 32 signal when the PWM counter 22 stores a zero value. The bits representing this maximum value (all 1s) are compared to the actual multi-bit digital value. If a match is found, the T flip-flop making up the output state flip-flop 92 toggles into a HIGH state and the output device 27 is turned on. (An inverted clock signal is combined with the comparison signal using an AND gate to clock the output state flip-flop 92 to allow the comparator circuit 90 to settle and avoid race conditions.) If a match is not found, the output state of the output state flip-flop 92 is not changed and the output device 27 remains off. In either case, the PWM counter 22 counts down one value in response to the PWM clock 32 and a comparison is performed again and the process is repeated. Thus, the output state flip-flop 92 remains in an off state until a match is found and once a match is found, the output state flip-flop 92 remains in an on state until the PWM clock finishes counting down (since only one match can be found) after which the output state flip-flop 92 is reset and the process begins again. Thus, the output device 27 is off until a match is found and remains on until the counter output of the PWM counter 22 reaches zero. Therefore, the output device 27 is on for as many PWM clock 32 cycles as is the number stored in the digital memory 28 and is off for the remaining cycles. The PWM counter reset signal can be responsive to a zero value in the PWM counter 22. Since all of the bits in the multi-bit digital value and all of the bits in the PWM counter 22 are compared at the same time, the comparator circuit 90 is a parallel comparator.
Referring next to
In contrast to the embodiments of
The serial comparator 91 uses an exclusive NOR (XNOR) circuit to compare the multi-bit digital value bit and the counter output bit and produce a HIGH signal when the multi-bit digital value bit and the counter output bit are the same (i.e., both LOW or both HIGH). A serial state flip-flop 94 (indicating the state of the comparison) is initially set to a HIGH value and the state of the serial state flip-flop 94 is combined with the XNOR output. If the XNOR output is HIGH, the state of the serial state flip-flop 94 remains high when clocked by the selected edge of the bit clock (to provide time for the circuit to settle and avoid race conditions. If the XNOR output is LOW, the state of the serial state flip-flop 94 changes to LOW. Since the state of the serial state flip-flop 94 is now LOW and is combined with the XNOR output as an input to the serial state flip-flop 94, the serial state flip-flop 94 output will remain LOW until it is reset. The bit clock then operates to increase the bit address and bit selection and present the next multi-bit digital value bit and PWM counter output bit to the XNOR circuit and the process repeats until all of the bits in the multi-bit digital value and the PWM counter output have been compared. The state of the serial state flip-flop 94 will only remain HIGH if all of the bits in the multi-bit digital value match the bits in the PWM counter 22. Once all of the bits have been compared, the state of the serial state flip-flop 94 is clocked into the output state flip-flop 92 with the bit address reset signal that restarts the comparison process. If the state of the serial state flip-flop 94 is HIGH (indicating a match between the multi-bit digital value and the PWM counter 22 output), the output state flip-flop 92 will toggle into a HIGH state. If there is no match, the clock input of the output state flip-flop 92 will not go HIGH and the state of the output state flip-flop 92 will not change. Since only one match between the multi-bit digital value and the PWM counter 22 output is possible, the output state flip-flop 92 cannot toggle back into a LOW (off) state until it is reset. Thus, as in the embodiments of
(References to HIGH or LOW, TRUE or FALSE, or ON or OFF logic levels are arbitrary designations and can be exchanged or the logic signals inverted in alternative circuit designs and such designs are included in the present invention. The logic signals can correspond to relatively high or low voltages in a logic circuit such as a CMOS circuit.)
The SRAM digital memory 28 is arranged in 48 columns of 10 bits each. Each column is selected with a 1-of-12 column decoder and selection circuit. The PWM counter is used during SRAM data load as a four-bit column selector counter and is not needed for PWM counting during this time. Thus, the first 10-bit serial value is input to column 1, the second 10-bit serial value is input to column 2, and so forth, for each of the four column data inputs. At the same time, the 4-bit word counter counts from 0 to 9 (for 10 bits) and the corresponding bit address is selected by the 1-of-10 word line decoder. Together, the column select and word line decoder circuits enable a serial bit stream to be properly loaded into the SRAM digital memory 28. The data is loaded so that, for example, address zero stores the zero bit of each of the 48 digital values in parallel, address one stores the one bit of each of the 48 digital values in parallel, and so forth.
Once the data is loaded into the SRAM digital memory 28, it is read, one bit plane at a time, providing 48 values in parallel. The word line decoder provides the SRAM digital memory 28 address so that the corresponding bit is output. The corresponding bit of the PWM counter 22 output is selected by the 1-of-10 bit selector and the bits are compared, for example using the serial comparator 91 of
In some embodiments of the present invention, a frame time corresponds to each full count cycle of the PWM counter 22, so that new data is loaded before each time the PWM counter 22 counts down. In alternative embodiments, the PWM counter 22 counts down multiple times between each new data set is loaded in the SRAM digital memory 28 so that multiple cycles of data are output for each data set. These multiple cycles can be controlled by a cycle counter 98. The cycle counter 98 can be separate from the PWM counter 22 (as shown) or the cycle counter 98 and the PWM counter 22 are part of a common counter. In either case, the PWM counter 22 is operating with the cycle counter 98 to provide multiple cycles of PWM timing signals for the multi-bit digital values, for example in collaboration with the communication circuit 44 and timing circuit 46. In some embodiments, the cycle counter 98 and PWM counter 22 are part of a common counter that is set to a desired value each time new data is loaded into the SRAM digital memory 28 and when the common counter reaches zero, new data is loaded into the SRAM digital memory 28. As the counter corresponding to the lower bits of the common counter, the PWM counter 22 will complete an entire count cycle each time the cycle counter 98 decrements. When the cycle counter 98 and PWM counter 22 together decrement to zero (the common counter equals zero), the process for one data set is complete.
In some embodiments of the present invention, a method of operating the distributed pulse-width modulation system 10 includes loading the multi-bit digital values into the digital memory 28 of each element 20 and then driving each output device 27 in response to the corresponding multi-bit digital value. Such a system 10 is a digital system, can be a digital drive system, or can be a digital display, since the communicated and stored data is digital and every module in the system is digitally controlled. In a more detailed embodiment, referring to
Steps 220 and 230 can be interchanged. This resets the system to begin a PWM output cycle. The PWM counter 22 is optionally operated in step 240 to count (e.g., with an enable control signal) and the counter output is compared to each multi-bit digital value with the comparator circuit 90 (either in parallel with all of the bits at once or serially bit by bit) in step 250. If the PWM counter 22 output matches the multi-bit digital value (step 260), each output device 27 is driven with the drive circuit 26 to output a signal, for example light output from an LED, in step 270, in the down counter case of the PWM counter 22. The PWM counter 22 is then decremented in step 280 and tested in step 290. If the PWM counter 22 does not equal zero, the comparison process is repeated. If the PWM counter 22 equals zero, then the cycle counter 98 (if present) is also decremented in step 300 and tested in step 310.
In the up counter case of the PWM counter 22 (not shown), the output device 27 is driven with the drive circuit 26 to cease outputting a signal in step 270. The PWM counter 22 is then incremented in step 280 and tested in step 290. If the PWM counter 22 does not equal the maximum value, the comparison process is repeated. If the PWM counter 22 equals the maximum value, then the cycle counter 98 (if present) is also decremented in step 300 and tested in step 310.
In the down counter case of the PWM counter 22, the PWM counter 22 is set to the maximum value, the output device 27 is turned off, the PWM counter 22 counts down until a match is found with the stored multi-bit digital value, the output device 27 is turned on, and the PWM counter 22 counts down to zero, at which point the PWM cycle is complete. In the up counter case of the PWM counter 22, the PWM counter 22 is set to zero (or one), the output device 27 is turned on, the PWM counter 22 counts up until a match is found with the stored multi-bit digital value, the output device 27 is turned off, and the PWM counter 22 counts up to the maximum value, at which point the PWM cycle is complete. In the down counter case the output device 27 is turned off and then on for the desired time (as shown). In the up counter case the output device 27 is turned on for the desired time and then turned off (not shown).
If the cycle counter is not equal to zero, the PWM counter 22 process is repeated for another cycle. If the cycle counter does equal zero, then the cycle process is complete and new data can be loaded and the cycle counter reset. In display terms, when the cycle counter equals zero, a new frame time can begin, for example by loading new data (e.g., a new image) from the communication circuit 44.
Thus, in the case in which each comparator circuit 90 is a parallel comparator 90 and the digital memory 28 includes registers having parallel register outputs, a method of the present invention includes simultaneously comparing each bit of the multi-bit digital value in the corresponding register to the corresponding bit of the PWM counter 22 output with the corresponding parallel comparator 90 and driving each output device 27 to output a signal with the corresponding drive circuit 26 in response to a match between the corresponding multi-bit digital value and the PWM counter 22 output.
Referring to
Thus, in the case in which each comparator is a serial comparator 91 and the digital memory 28 is a random access memory storing the bits of each multi-bit digital value at a common address in corresponding bit planes, a method of the present invention includes sequentially comparing each bit of the multi-bit digital values to the corresponding bit of the PWM counter 22 output with the corresponding serial comparator 91 and driving each output device 27 to output a signal with the corresponding drive circuit 26 in response to a match between the corresponding multi-bit digital value and the PWM counter 22 output.
In some embodiments of the present invention, the drive circuit 26 includes an output state, for example stored in an output state flip-flop 92, as shown in
A row pulse is generated to reset the ASIC and prepare for data. A zero data signal is sent on all columns to identify the start of data (a reset or start signal). A sequence of 12 10-bit serial words starting with value of 0 and counting by 1 up to 11 is sent for each column in parallel. The design goal is to enable the LEDs with pulse widths ranging from 0 to 11 clock pulses wide. At the end of the serial data communication, the PWM generator creates PWM output pulses using an up-counting mode so that Led[0] pulse width is zero resulting in no pulse, Led[1] pulse width is one clock wide, and so forth so that the Led[11] pulse width is 11 clocks wide. PWM clocks are shown as transitions on the maincount variable.
Embodiments of the present invention can be made using conventional integrated circuit and printed circuit board materials and tools. Alternatively, some or all of the elements 20 can be provided in one or more chiplets 21, integrated circuits, or discrete parts some or all of which can be disposed on the system substrate 82 using micro-transfer printing techniques. In other embodiments, the one or more chiplets 21, integrated circuits, or discrete parts can be micro-transfer printed onto a module substrate and electrically interconnected on the module substrate. The module substrate can then be disposed onto the system substrate 82, either by conventional means or by micro-transfer printing, and electrically interconnected to make the distributed pulse-width modulation system 10 of the present invention. The chiplets 21 or integrated circuits can be supplied as bare die or unpackaged integrated circuits suitable for micro-transfer printing from a source wafer, such as a semiconductor wafer. Output devices 27 (e.g., light emitters such as LEDs) can be provided on a different semiconductor wafer and transferred to a common substrate with the circuit components (for example CMOS on silicon) providing some or all of the elements 20 to provide a heterogeneous structure. Electrical interconnections can be made using conventional photolithographic methods.
The system controller 40 can be one or more integrated circuits and can, for example, include an image frame store, digital logic, input and output data signal circuits, and input and output control signal circuits such as communication circuits 44, control circuits, and a clock signal 32 (e.g., as part of the timing circuit 46). The communication circuit 44 can drive row lines 84 and column lines 86 to provide sequential rows of multi-bit digital values to corresponding selected rows of elements 20. The system controller 40 can include an image frame store memory for storing digital pixel and calibration values. The system controller 40 can have a display controller substrate separate and distinct from the system substrate 82 that is mounted on the system substrate 82 or is separate from the system substrate 82 (as shown in
In various embodiment of the present invention, the digital memory 28 is a multi-bit memory with various numbers of bits in various embodiments of the invention.
The elements 20 and the light emitters can be made in one or more integrated circuits having separate, independent, and distinct substrates from the system substrate 82. The elements 20 can be or include one or more chiplets 21—small, unpackaged integrated circuits such as unpackaged dies interconnected with wires connected to contact pads on the chiplets. The chiplets can be disposed on an independent substrate, such as the system substrate 82. In some embodiments, the chiplets are made in or on a semiconductor wafer and have a semiconductor substrate. The system substrate 82 or a module substrate can include glass, resin, polymer, plastic, or metal. Alternatively, the module substrate is a semiconductor substrate and the digital memory 28 or the drive circuit 26 are formed in or on and are native to the module substrate. The output devices 27 and portions of the circuit of the elements 20 can be disposed on the module substrate to form a heterogeneous module. The module is typically much smaller than the system substrate 82. Semiconductor materials (for example silicon or GaN) and processes for making small integrated circuits are well known in the integrated circuit arts. Likewise, backplane substrates and means for interconnecting integrated circuit elements on the backplane are well known in the display and printed circuit board arts. The chiplets can be applied to the display substrate 50 or to the module substrate using micro transfer printing.
The chiplets or modules can have an area of, for example, 50 square microns, 100 square microns, 500 square microns, or 1 square mm and can be only a few microns thick, for example, 5 microns, 10 microns, 20 microns, or 50 microns thick.
In one method of the present invention, the elements 20 (or portions thereof) or the light emitters are disposed on the system substrate 82 by micro transfer printing. In another method, the elements 20 (or portions thereof) or the light emitters are disposed on the module substrate to form a heterogeneous module and the modules are disposed on the system substrate 82 using compound micro assembly structures and methods, for example as described in U.S. patent application Ser. No. 14/822,868 filed Aug. 10, 2015, entitled Compound Micro-Assembly Strategies and Devices. However, since the modules are larger than the chiplets or light emitters, in another method of the present invention, the modules are disposed on the system substrate 82 using pick-and-place methods found in the printed-circuit board industry, for example using vacuum grippers. The modules can be interconnected with the system substrate 82 using photolithographic methods and materials or printed circuit board methods and materials.
In certain useful embodiments the system substrate 82 includes material, for example glass or plastic, different from a material in an integrated-circuit substrate, for example a semiconductor material such as silicon or GaN. The light emitters can be formed separately on separate semiconductor substrates, assembled onto the module substrates and then the assembled unit is located on the surface of the system substrate 82. This arrangement has the advantage that the elements 20 can be separately tested on the module substrate and the modules accepted, repaired, or discarded before the module is located on the system substrate 82, thus improving yields and reducing costs.
In some embodiments, the drive circuits 26 drive the output devices 27 (e.g., 50R, 50G, 50B) with a current-controlled drive signal. The drive circuits 26 can convert a multi-bit digital value such as a pixel value to a current drive signal, thus forming a bit-to-current converter. Current-drive circuits, such as current replicators, can be controlled with a pulse-width modulation scheme whose pulse width is determined by the multi-bit digital value. A separate drive circuit 26 can be provided for each light emitter, or a common drive circuit 26, or a drive circuit 26 with some common components can be used to drive the light emitters in response to the multi-bit digital values stored in the digital memory 28. Power connections, ground connections, and clock signal connections can also be included in the elements 20.
In embodiments of the present invention, providing the system controller 40 and the elements 20 can include forming conductive wires (e.g., row lines 84 and column lines 86) on the system substrate 82 or module substrate by using photolithographic and display substrate processing techniques, for example photolithographic processes employing metal or metal oxide deposition using evaporation or sputtering, curable resin coatings (e.g. SU8), positive or negative photo-resist coating, radiation (e.g. ultraviolet radiation) exposure through a patterned mask, and etching methods to form patterned metal structures, vias, insulating layers, and electrical interconnections. Inkjet and screen-printing deposition processes and materials can be used to form patterned conductors or other electrical elements. The electrical interconnections, or wires, can be fine interconnections, for example having a width of less than 50 microns, less than 20 microns, less than 10 microns, less than five microns, less than two microns, or less than one micron. Such fine interconnections are useful for interconnecting chiplets, for example as bare dies with contact pads and used with the module substrates. Alternatively, wires can include one or more crude lithography interconnections having a width from 2 μm to 2 mm, wherein each crude lithography interconnection electrically connects the modules to the system substrate 82.
In some embodiments, the red, green, and blue light emitters 50R, 50G, 50B (e.g. micro-LEDs) are micro transfer printed to the module substrates or the system substrate 82 in one or more transfers. For a discussion of micro-transfer printing techniques see U.S. Pat. Nos. 8,722,458, 7,622,367 and 8,506,867, each of which is hereby incorporated in their entirety by reference. The transferred light emitters are then interconnected, for example with conductive wires and optionally including connection pads and other electrical connection structures, to enable the system controller 40 to electrically interact with the light emitters to emit light in the digital-drive distributed pulse-width modulation system 10 of the present invention. In alternative embodiments of the process, the transfer of the light emitters is performed before or after all of the conductive wires are in place. Thus, in embodiments the construction of the conductive wires can be performed before the light emitters are printed or after the light emitters are printed or both. In some embodiments, the system controller 40 is externally located (for example on a separate printed circuit board substrate) and electrically connected to the conductive wires using connectors, ribbon cables, or the like comprising the bus 60. Alternatively, the system controller 40 is affixed to the system substrate 82 outside the display area, for example using surface mount and soldering technology, and electrically connected to the conductive wires using wires and buses formed on the system substrate 82.
In some embodiments of the present invention, an array of elements 20 (e.g., as in
The system substrate 82 usefully has two opposing smooth sides suitable for material deposition, photolithographic processing, or micro-transfer printing of micro-LEDs. The system substrate 82 can have a size of a conventional display, for example a rectangle with a diagonal of a few centimeters to one or more meters. The system substrate 82 can include polymer, plastic, resin, polyimide, PEN, PET, metal, metal foil, glass, a semiconductor, or sapphire and have a transparency greater than or equal to 50%, 80%, 90%, or 95% for visible light. In some embodiments of the present invention, the light emitters emit light through the system substrate 82. In other embodiments, the light emitters emit light in a direction opposite the system substrate 82. The system substrate 82 can have a thickness from 5 to 10 microns, 10 to 50 microns, 50 to 100 microns, 100 to 200 microns, 200 to 500 microns, 500 microns to 0.5 mm, 0.5 to 1 mm, 1 mm to 5 mm, 5 mm to 10 mm, or 10 mm to 20 mm. According to embodiments of the present invention, the system substrate 82 can include layers formed on an underlying structure or substrate, for example a rigid or flexible glass or plastic substrate.
In some embodiments, the system substrate 82 can have a single, connected, contiguous system substrate area that includes the elements 20 and the output devices 27 each have a functional area. The combined functional area of the plurality of output devices 27 is less than or equal to one-quarter of the contiguous system substrate area. In further embodiments, the combined functional areas of the plurality of output devices 27 is less than or equal to one eighth, one tenth, one twentieth, one fiftieth, one hundredth, one five-hundredth, one thousandth, one two-thousandth, or one ten-thousandth of the contiguous system substrate area. The functional areas of the output devices 27 can be only a portion of the element 20 or output device 27. In a typical light-emitting diode, for example, not all of the semiconductor material in the light-emitting diode necessarily emits light. Therefore, in other embodiments, the output devices 27 occupy less than one quarter of the system substrate area.
In some embodiments of the present invention, the output devices 27 are micro-light-emitting diodes (micro-LEDs), for example having light-emissive areas of less than 10, 20, 50, or 100 square microns. In other embodiments, the light emitters have physical dimensions that are less than 100 μm, for example having a width from 2 to 5 μm, 5 to 10 μm, 10 to 20 μm, or 20 to 50 μm, having a length from 2 to 5 μm, 5 to 10 μm, 10 to 20 μm, or 20 to 50 μm, or having a height from 2 to 5 μm, 4 to 10 μm, 10 to 20 μm, or 20 to 50 μm. The light emitters can have a size of one square micron to 500 square microns. Such micro-LEDs have the advantage of a small light-emissive area compared to their brightness as well as color purity providing highly saturated display colors and a substantially Lambertian emission providing a wide viewing angle.
According to various embodiments, the digital-drive distributed pulse-width modulation system 10, for example as used in a digital display of the present invention, includes a variety of designs having a variety of resolutions, light emitter sizes, and displays having a range of display substrate areas. For example, display substrate areas ranging from 1 cm by 1 cm to 10 m by 10 m in size are contemplated. In general, larger light emitters are most useful, but are not limited to, larger display substrate areas. The resolution of light emitters over a display substrate can also vary, for example from 50 light emitters per inch to hundreds of light emitters per inch, or even thousands of light emitters per inch. For example, a three-color display can have one thousand 10 μm×10 μm light emitters per inch (i.e., on a 25-micron pitch). For example, an approximately one-inch 128-by-128 pixel display having 3.5 micron by 10-micron emitters, suitable for modification to form a pulse-width modulation system as described herein, has been constructed and successfully operated as described in U.S. patent application Ser. No. 14/743,981, filed Jun. 18, 2015, entitled Micro Assembled Micro LED Displays and Lighting Elements. Thus, the present invention has application in both low-resolution and very high-resolution displays.
As shown in
In some embodiments, the chiplets 21 are formed in substrates or on supports separate from the system substrate 82. For example, the output devices 27 are separately formed in a semiconductor wafer. The output devices 27 are then removed from the wafer and transferred, for example using micro transfer printing, to the system substrate 82 or module substrate. This arrangement has the advantage of using a crystalline semiconductor substrate that provides higher-performance integrated circuit components than can be made in the amorphous or polysilicon semiconductor available on a large substrate such as the system substrate 82.
By employing a multi-step transfer or assembly process, increased yields are achieved and thus reduced costs for the digital-drive distributed pulse-width modulation system 10 of the present invention. Additional details useful in understanding and performing aspects of the present invention are described in U.S. patent application Ser. No. 14/743,981, filed Jun. 18, 2015, entitled Micro Assembled Micro LED Displays and Lighting Elements.
As is understood by those skilled in the art, the terms “over”, “under”, “above”, “below”, “beneath”, and “on” are relative terms and can be interchanged in reference to different orientations of the layers, elements, and substrates included in the present invention. For example, a first layer on a second layer, in some embodiments means a first layer directly on and in contact with a second layer. In other embodiments, a first layer on a second layer can include another layer there between.
Having described certain embodiments, it will now become apparent to one of skill in the art that other embodiments incorporating the concepts of the disclosure may be used. Therefore, the invention should not be limited to the described embodiments, but rather should be limited only by the spirit and scope of the following claims.
Throughout the description, where apparatus and systems are described as having, including, or comprising specific components, or where processes and methods are described as having, including, or comprising specific steps, it is contemplated that, additionally, there are apparatus, and systems of the disclosed technology that consist essentially of, or consist of, the recited components, and that there are processes and methods according to the disclosed technology that consist essentially of, or consist of, the recited processing steps.
It should be understood that the order of steps or order for performing certain action is immaterial so long as the disclosed technology remains operable. Moreover, two or more steps or actions in some circumstances can be conducted simultaneously. The invention has been described in detail with particular reference to certain embodiments thereof, but it will be understood that variations and modifications can be effected within the spirit and scope of the invention.
This application claims priority to and benefit of U.S. Patent Application No. 62/334,351, filed May 10, 2016, entitled Multi-Pixel Distributed Pulse Width Modulation Control, the content of which is hereby incorporated by reference in its entirety. Reference is made to commonly assigned U.S. patent application Ser. No. 14/835,282, filed Aug. 25, 2015, entitled Bit-Plane Pulse Width Modulated Digital Display System by Cok et al., the disclosure of which is incorporated herein by reference in its entirety.
| Number | Name | Date | Kind |
|---|---|---|---|
| 5550066 | Tang et al. | Aug 1996 | A |
| 5621555 | Park | Apr 1997 | A |
| 5731802 | Aras et al. | Mar 1998 | A |
| 5815303 | Berlin | Sep 1998 | A |
| 5912712 | Doherty | Jun 1999 | A |
| 5994722 | Averbeck et al. | Nov 1999 | A |
| 6084579 | Hirano | Jul 2000 | A |
| 6184477 | Tanahashi | Feb 2001 | B1 |
| 6278242 | Cok et al. | Aug 2001 | B1 |
| 6392340 | Yoneda et al. | May 2002 | B2 |
| 6448718 | Battersby | Sep 2002 | B1 |
| 6466281 | Huang et al. | Oct 2002 | B1 |
| 6577367 | Kim | Jun 2003 | B2 |
| 6660457 | Imai et al. | Dec 2003 | B1 |
| 6717560 | Cok et al. | Apr 2004 | B2 |
| 6756576 | McElroy et al. | Jun 2004 | B1 |
| 6812637 | Cok et al. | Nov 2004 | B2 |
| 6933532 | Arnold et al. | Aug 2005 | B2 |
| 7012382 | Cheang et al. | Mar 2006 | B2 |
| 7091523 | Cok et al. | Aug 2006 | B2 |
| 7129457 | McElroy et al. | Oct 2006 | B2 |
| 7195733 | Rogers et al. | Mar 2007 | B2 |
| 7288753 | Cok | Oct 2007 | B2 |
| 7402951 | Cok | Jul 2008 | B2 |
| 7420221 | Nagai | Sep 2008 | B2 |
| 7443438 | Kakumoto et al. | Oct 2008 | B2 |
| 7466075 | Cok et al. | Dec 2008 | B2 |
| 7521292 | Rogers et al. | Apr 2009 | B2 |
| 7557367 | Rogers et al. | Jul 2009 | B2 |
| 7586497 | Boroson et al. | Sep 2009 | B2 |
| 7622367 | Nuzzo et al. | Nov 2009 | B1 |
| 7662545 | Nuzzo et al. | Feb 2010 | B2 |
| 7687812 | Louwsma et al. | Mar 2010 | B2 |
| 7704684 | Rogers et al. | Apr 2010 | B2 |
| 7738001 | Routley et al. | Jun 2010 | B2 |
| 7791271 | Cok et al. | Sep 2010 | B2 |
| 7799699 | Nuzzo et al. | Sep 2010 | B2 |
| 7816856 | Cok et al. | Oct 2010 | B2 |
| 7834541 | Cok | Nov 2010 | B2 |
| 7893612 | Cok | Feb 2011 | B2 |
| 7919342 | Cok | Apr 2011 | B2 |
| 7927976 | Menard | Apr 2011 | B2 |
| 7932123 | Rogers et al. | Apr 2011 | B2 |
| 7943491 | Nuzzo et al. | May 2011 | B2 |
| 7969085 | Cok | Jun 2011 | B2 |
| 7972875 | Rogers et al. | Jul 2011 | B2 |
| 7982296 | Nuzzo et al. | Jul 2011 | B2 |
| 7990058 | Cok et al. | Aug 2011 | B2 |
| 7999454 | Winters et al. | Aug 2011 | B2 |
| 8029139 | Ellinger et al. | Oct 2011 | B2 |
| 8039847 | Nuzzo et al. | Oct 2011 | B2 |
| 8115380 | Cok et al. | Feb 2012 | B2 |
| 8198621 | Rogers et al. | Jun 2012 | B2 |
| 8207547 | Lin | Jun 2012 | B2 |
| 8207635 | Covaro | Jun 2012 | B2 |
| 8243027 | Hotelling et al. | Aug 2012 | B2 |
| 8261660 | Menard | Sep 2012 | B2 |
| 8334545 | Levermore et al. | Dec 2012 | B2 |
| 8394706 | Nuzzo et al. | Mar 2013 | B2 |
| 8421791 | Harada | Apr 2013 | B2 |
| 8440546 | Nuzzo et al. | May 2013 | B2 |
| 8450927 | Lenk et al. | May 2013 | B2 |
| 8470701 | Rogers et al. | Jun 2013 | B2 |
| 8502192 | Kwak et al. | Aug 2013 | B2 |
| 8506867 | Menard | Aug 2013 | B2 |
| 8664699 | Nuzzo et al. | Mar 2014 | B2 |
| 8686447 | Tomoda et al. | Apr 2014 | B2 |
| 8722458 | Rogers et al. | May 2014 | B2 |
| 8754396 | Rogers et al. | Jun 2014 | B2 |
| 8766970 | Chien et al. | Jul 2014 | B2 |
| 8791474 | Bibl et al. | Jul 2014 | B1 |
| 8794501 | Bibl et al. | Aug 2014 | B2 |
| 8803857 | Cok | Aug 2014 | B2 |
| 8817369 | Daiku | Aug 2014 | B2 |
| 8835940 | Hu et al. | Sep 2014 | B2 |
| 8854294 | Sakariya | Oct 2014 | B2 |
| 8877648 | Bower et al. | Nov 2014 | B2 |
| 8889485 | Bower | Nov 2014 | B2 |
| 8895406 | Rogers et al. | Nov 2014 | B2 |
| 8987765 | Bibl et al. | Mar 2015 | B2 |
| 9153171 | Sakariya et al. | Oct 2015 | B2 |
| 9202996 | Orsley et al. | Dec 2015 | B2 |
| 9520537 | Bower et al. | Dec 2016 | B2 |
| 9626908 | Sakariya et al. | Apr 2017 | B2 |
| 9640108 | Cok et al. | May 2017 | B2 |
| 9660008 | Bower et al. | May 2017 | B2 |
| 9786646 | Cok et al. | Oct 2017 | B2 |
| 9818725 | Bower et al. | Nov 2017 | B2 |
| 9905159 | Genoe | Feb 2018 | B2 |
| 9923133 | Bower et al. | Mar 2018 | B2 |
| 9928771 | Cok | Mar 2018 | B2 |
| 9930277 | Cok | Mar 2018 | B2 |
| 10091446 | Cok et al. | Oct 2018 | B2 |
| 20010022564 | Youngquist et al. | Sep 2001 | A1 |
| 20020078559 | Buchwalter et al. | Jun 2002 | A1 |
| 20020096994 | Iwafuchi et al. | Jul 2002 | A1 |
| 20020154101 | Abe et al. | Oct 2002 | A1 |
| 20030189829 | Shimizu et al. | Oct 2003 | A1 |
| 20030201986 | Willis | Oct 2003 | A1 |
| 20030223275 | Abe | Dec 2003 | A1 |
| 20040140763 | Buchwalter et al. | Jul 2004 | A1 |
| 20040212296 | Nakamura et al. | Oct 2004 | A1 |
| 20040227704 | Wang et al. | Nov 2004 | A1 |
| 20040252933 | Sylvester et al. | Dec 2004 | A1 |
| 20050012076 | Morioka | Jan 2005 | A1 |
| 20050040754 | Sakurai | Feb 2005 | A1 |
| 20050104833 | Ochi et al. | May 2005 | A1 |
| 20050116621 | Bellmann et al. | Jun 2005 | A1 |
| 20050140275 | Park | Jun 2005 | A1 |
| 20050168987 | Tamaoki et al. | Aug 2005 | A1 |
| 20050275615 | Kahen et al. | Dec 2005 | A1 |
| 20060063309 | Sugiyama et al. | Mar 2006 | A1 |
| 20060170623 | Naugler et al. | Aug 2006 | A1 |
| 20070035340 | Kimura | Feb 2007 | A1 |
| 20070077349 | Newman et al. | Apr 2007 | A1 |
| 20070132674 | Tsuge | Jun 2007 | A1 |
| 20070201056 | Cok et al. | Aug 2007 | A1 |
| 20080180381 | Jeong et al. | Jul 2008 | A1 |
| 20080259019 | Ng | Oct 2008 | A1 |
| 20090096742 | Huang | Apr 2009 | A1 |
| 20090147033 | Arai et al. | Jun 2009 | A1 |
| 20090273303 | Peng | Nov 2009 | A1 |
| 20090289559 | Tanaka et al. | Nov 2009 | A1 |
| 20090315054 | Kim et al. | Dec 2009 | A1 |
| 20100039030 | Winters et al. | Feb 2010 | A1 |
| 20100045690 | Handschy et al. | Feb 2010 | A1 |
| 20100078670 | Kim et al. | Apr 2010 | A1 |
| 20100085295 | Zhao et al. | Apr 2010 | A1 |
| 20100123268 | Menard | May 2010 | A1 |
| 20100156766 | Levey et al. | Jun 2010 | A1 |
| 20100207852 | Cok | Aug 2010 | A1 |
| 20100214247 | Tang et al. | Aug 2010 | A1 |
| 20100248484 | Bower et al. | Sep 2010 | A1 |
| 20100258710 | Wiese et al. | Oct 2010 | A1 |
| 20100317132 | Rogers et al. | Dec 2010 | A1 |
| 20110057861 | Cok et al. | Mar 2011 | A1 |
| 20110084993 | Kawabe | Apr 2011 | A1 |
| 20110199011 | Nakazawa | Aug 2011 | A1 |
| 20110211348 | Kim | Sep 2011 | A1 |
| 20120126229 | Bower | May 2012 | A1 |
| 20120206421 | Cok et al. | Aug 2012 | A1 |
| 20120206499 | Cok | Aug 2012 | A1 |
| 20120228669 | Bower et al. | Sep 2012 | A1 |
| 20120307123 | Cok et al. | Dec 2012 | A1 |
| 20120314388 | Bower et al. | Dec 2012 | A1 |
| 20130015483 | Shimokawa et al. | Jan 2013 | A1 |
| 20130069275 | Menard et al. | Mar 2013 | A1 |
| 20130088416 | Smith et al. | Apr 2013 | A1 |
| 20130141469 | Xu | Jun 2013 | A1 |
| 20130153277 | Menard et al. | Jun 2013 | A1 |
| 20130196474 | Meitl et al. | Aug 2013 | A1 |
| 20130207964 | Fleck et al. | Aug 2013 | A1 |
| 20130221355 | Bower et al. | Aug 2013 | A1 |
| 20130273695 | Menard et al. | Oct 2013 | A1 |
| 20140055654 | Borthakur et al. | Feb 2014 | A1 |
| 20140104243 | Sakariya et al. | Apr 2014 | A1 |
| 20140184667 | Xu | Jul 2014 | A1 |
| 20140217448 | Kim et al. | Aug 2014 | A1 |
| 20140264763 | Meitl et al. | Sep 2014 | A1 |
| 20140267683 | Bibl et al. | Sep 2014 | A1 |
| 20140306248 | Ahn et al. | Oct 2014 | A1 |
| 20140367633 | Bibl et al. | Dec 2014 | A1 |
| 20140367705 | Bibl et al. | Dec 2014 | A1 |
| 20150135525 | Bower | May 2015 | A1 |
| 20150137153 | Bibl et al. | May 2015 | A1 |
| 20150169011 | Bibl et al. | Jun 2015 | A1 |
| 20150181148 | Slovick et al. | Jun 2015 | A1 |
| 20150263066 | Hu et al. | Sep 2015 | A1 |
| 20150280066 | Fujimura et al. | Oct 2015 | A1 |
| 20150280089 | Obata et al. | Oct 2015 | A1 |
| 20150302795 | Genoe | Oct 2015 | A1 |
| 20150371585 | Bower et al. | Dec 2015 | A1 |
| 20150371591 | Suzuki et al. | Dec 2015 | A1 |
| 20150371974 | Bower et al. | Dec 2015 | A1 |
| 20150372051 | Bower et al. | Dec 2015 | A1 |
| 20150372052 | Bower et al. | Dec 2015 | A1 |
| 20150372053 | Bower et al. | Dec 2015 | A1 |
| 20150373793 | Bower et al. | Dec 2015 | A1 |
| 20160005721 | Bower et al. | Jan 2016 | A1 |
| 20160018094 | Bower et al. | Jan 2016 | A1 |
| 20160064363 | Bower et al. | Mar 2016 | A1 |
| 20160093600 | Bower et al. | Mar 2016 | A1 |
| 20160118026 | Loo et al. | Apr 2016 | A1 |
| 20160119565 | Fujita et al. | Apr 2016 | A1 |
| 20160127668 | Fujita et al. | May 2016 | A1 |
| 20160163253 | Chaji | Jun 2016 | A1 |
| 20160212361 | Suzuki | Jul 2016 | A1 |
| 20160276326 | Natarajan et al. | Sep 2016 | A1 |
| 20160343771 | Bower et al. | Nov 2016 | A1 |
| 20170040371 | Izuhara | Feb 2017 | A1 |
| 20170047393 | Bower et al. | Feb 2017 | A1 |
| 20170061867 | Cok et al. | Mar 2017 | A1 |
| 20170154819 | Bower et al. | Jun 2017 | A1 |
| 20170186356 | Cok | Jun 2017 | A1 |
| 20170187976 | Cok | Jun 2017 | A1 |
| 20170188427 | Cok et al. | Jun 2017 | A1 |
| 20170206820 | Cok et al. | Jul 2017 | A1 |
| 20170206845 | Sakariya et al. | Jul 2017 | A1 |
| 20170352647 | Raymond et al. | Dec 2017 | A1 |
| 20180131886 | Cok | May 2018 | A1 |
| 20180191978 | Cok et al. | Jul 2018 | A1 |
| 20180197471 | Rotzoll et al. | Jul 2018 | A1 |
| 20180315793 | Zhu et al. | Nov 2018 | A1 |
| 20180342191 | Cok et al. | Nov 2018 | A1 |
| Number | Date | Country |
|---|---|---|
| 2 496 183 | May 2013 | GB |
| WO-2006027730 | Mar 2006 | WO |
| WO-2006099741 | Sep 2006 | WO |
| WO-2008103931 | Aug 2008 | WO |
| WO-2010032603 | Mar 2010 | WO |
| WO-2010111601 | Sep 2010 | WO |
| WO-2010132552 | Nov 2010 | WO |
| WO-2013064800 | May 2013 | WO |
| WO-2013165124 | Nov 2013 | WO |
| WO-2014121635 | Aug 2014 | WO |
| WO-2014149864 | Sep 2014 | WO |
| Entry |
|---|
| Cok, R. S. et al., AMOLED displays with transfer-printed integrated circuits, Journal of SID 19/(4):335-341(2011). |
| Hamer et al., 63.2: AMOLED Displays Using Transfer-Printed Integrated Circuits, SID 09 Digest, 40(2):947-950 (2009). |
| Lee, S. H. etal, Laser Lift-Offof GaN Thin Film and its Application to the Flexible Light Emitting Diodes, Proc. of SPIE 8460:846011-1-846011-6 (2012). |
| Roscher, H., VCSEL Arrays with Redundant Pixel Designs for 10Gbits/s 2-D Space-Parallel MMF Transmission, Annual Report, optoelectronics Department, (2005). |
| Yaniv et al., A 640×480 Pixel Computer Display Using Pin Diodes with Device Redundancy, 1988 International Display Research Conference, IEEE, CH-2678-1/88:152-154 (1988). |
| Number | Date | Country | |
|---|---|---|---|
| 20170330509 A1 | Nov 2017 | US |
| Number | Date | Country | |
|---|---|---|---|
| 62334351 | May 2016 | US |
