Claims
- 1. A programmable input/output (I/O) cell of a programmable logic device, comprising:a plurality of I/O buffers, each buffer including a flip flop and configurable to transmit and receive data through an associated I/O pin; a shift register coupled to each of the I/O buffers, the shift register including a plurality of flip flops configurable to multiply the rate of data being transmitted through an I/O buffer and to divide the rate of data being received through an I/O buffer, and the shift register being further configurable to provide a flip flop for use with the flip flop of an I/O buffer in a double data rate (DDR) mode of operation of the programmable I/O cell, wherein the provided shift register flip flop is clocked on one edge of a clock signal and the I/O buffer flip-flop is clocked on the opposite edge of the clock signal.
- 2. The programmable input/output (I/O) cell of claim 1 wherein the programmable logic device is a field programmable gate array.
Parent Case Info
This application claims priority from U.S. Provisional Application No. 60/207,371 entitled “Novel Field Programmable Gate Array” filed on May 26, 2000, the specification of which is hereby expressly incorporated herein by reference.
US Referenced Citations (3)
Number |
Name |
Date |
Kind |
5523706 |
Kiani et al. |
Jun 1996 |
A |
6020760 |
Sample et al. |
Feb 2000 |
A |
6265894 |
Reblewski et al. |
Jul 2001 |
B1 |
Provisional Applications (1)
|
Number |
Date |
Country |
|
60/207371 |
May 2000 |
US |