1. Field of Invention
The present invention relates to a gray insertion method of a liquid crystal display, more particularly, to a gray insertion method that may suitably adjust the gray insertion level of a frame and synchronously adjust the brightness of a back light to maintain the luminance of an image display.
2. Description of Related Art
The liquid crystal display (LCD) adopts a hold-type display method, and when the LCD displays a dynamic image, motion blur may occur. In general, a gray insertion technique is conventionally adopted to reduce motion blur. A brief illustration is first provided below on how an LCD panel is driven.
A driving signal for an LCD panel mainly includes two parts, a data signal provided by a source driver and a scan signal provided by a gate driver. The data signal mainly provides a voltage signal corresponding to each pixel gray level. The scan signal is used to control a switch signal input from a voltage of each row of pixels. The scan signal scans row by row. Generally speaking, each pixel includes a thin film transistor comprising a gate, a source, and a drain. The scan signal is used to control the conduction of the thin film transistor. When the thin film transistor is turned on, the data signal may charge a pixel storage capacitor through the thin film transistor.
It should be noted that although the gray insertion technique may improve motion blur of a dynamic image, it may greatly decrease brightness of an image as well. When the LCD displays a static image such as a photograph or a text image, motion blur does not occur. If the gray insertion technique is used in the LCD during the display of a static image, low image contrast is resulted.
Therefore, when the LCD displays a static image, the gray insertion function is manually turned off in the conventional technology. However, turning on and off the gray insertion function results in significant variance in the brightness level of the display image and hence causes great discomfort to the human eye.
The present invention provides a gray insertion method of a liquid crystal display which may adjust various levels of gray insertion according to changes in the display images so as to promote image quality.
From another aspect, the present invention provides a driving circuit capable of determining a currently received frame by the LCD to accordingly adjust charging time and a duty cycle of a pulse width modulate signal of a gray insertion frame such that the problems of motion blur as well as low brightness are improved.
The present invention provides a gray insertion method of determining whether a liquid crystal display displays a dynamic frame or a static frame. Furthermore, when the LCD displays a dynamic frame, the gray insertion level of a frame of the LCD is raised and the duty cycle of the PWM signal is simultaneously increased. When the LCD displays a static frame, the gray insertion level of a frame of the LCD is lowered and the duty cycle of the PWM signal is simultaneously reduced. The PWM signal is used for driving a back light module of the LCD.
In one exemplary embodiment of the present invention, the abovementioned step of determining whether the LCD displays a dynamic frame or a static frame includes retrieving a previously display first frame, and a currently display second frame. In addition, when the currently display second frame differs from the aforesaid previously display first frame, the current frame display by the LCD is determined to be a dynamic frame. When the currently display second frame is the same as the aforesaid previously display first frame, the current frame display by the LCD is determined to be a static frame.
In one embodiment of the present invention, the abovementioned step of determining whether the current frame display by the LCD belongs to a dynamic frame or a static frame includes retrieving the previously display first frame and the currently display second frame. In addition, a difference value is generated based on the current frame and the previous frame. When the difference value is larger than a preset value, the current frame display by the LCD is determined to be a dynamic frame. When the difference value is not larger than the preset value, the current frame display by the LCD is determined to be a static frame.
In another exemplary embodiment, the abovementioned step of generating the difference value based on the second frame and the first frame includes analyzing whether the plurality of regions of the first frame is the same as to the plurality of corresponding regions of the second frame, providing that the first frame and the second frame have the same number of regions. Furthermore, the number of different corresponding regions between the first frame and the second frame is determined, and the difference value is decided.
In one exemplary embodiment of the present invention, the abovementioned step of determining whether the current frame display by the LCD belongs to a dynamic frame or a static frame includes retrieving a plurality of previously display first frames and the currently display second frame, calculating a number of continuous changes of the currently display second and the plurality of previously display first frames. When the number of continuous changes is larger than a preset value, the currently display frame is determined to be a dynamic frame. When the number of continuous changes is not larger than the preset value, the currently display frame is determined to be a static frame.
In one exemplary embodiment of the present invention, the above process steps for raising the level of LCD frame gray insertion includes increasing the display time of the gray insertion frame at the frame cycle and the above process steps of lowering the gray insertion level of a frame includes reducing the display time the gray insertion frame at the frame cycle.
In one exemplary embodiment of the present invention, the above process steps for elevating the level of LCD frame gray insertion includes extending the charging time the gray insertion frame and the above process steps of lowering the gray insertion level of a frame includes reducing the charging time the gray insertion frame.
The present invention provides a driving circuit, applicable in an LCD. The driving circuit includes a frame detector, a gray insertion controller, and a back light compensation unit. The frame detector determines whether a second frame belongs to a dynamic frame or a static frame based on a previously display first frame and a second frame received by the LCD. The gray insertion controller is coupled to the frame detector. The back light compensation unit is coupled to the frame detector. When the second frame belongs to a dynamic frame, the gray insertion level of a frame of the LCD is raised by the gray insertion controller and the duty cycle of the PWM signal is simultaneously increased by the back light compensation unit. When the second frame display by the LCD is a static frame, the gray insertion level of a frame of the LCD is lowered by the gray insertion controller and the duty cycle of the PWM signal is simultaneously reduced by the back light compensation unit. Further, the PWM signal is used for driving a back light module of the LCD.
According to one exemplary embodiment of the invention, the above frame detector includes a storage unit for storing the first frame.
According to one exemplary embodiment of the invention, when the first frame is different from the second frame, the frame detector determines the second frame as a dynamic frame. When the first frame is the same as the second frame, the frame detector determines the second frame as a static fame.
According to one exemplary embodiment of the invention, when the frame detector retrieve a difference value between the first fame and the second frame, and the difference value is larger than the preset value, the frame detector may determine the second frame is a dynamic frame. When the difference value is not larger than the preset value, the frame detector may determine the second frame is a static frame.
According to one exemplary embodiment of the invention, the above frame detector further includes a counter. The counter is used in counting a number of different corresponding regions between the first frame and the second frame after the frame detector determines whether corresponding regions of the first frame and the second frame are the same or different, and the number is used as the difference value.
According to one exemplary embodiment of the invention, the above frame detector includes a counter. When two continuous frames are different from each other, a count value of the counter is accumulated; when two continuous images are the same as each other, the count value of the counter is reset. When the count value is larger than a preset value, the frame detector may determine that the second frame is a dynamic frame; when the count value is not larger than the preset value, the frame detector may determine that the current frame is a static frame.
According to one exemplary embodiment of the invention, when the current frame belongs to a dynamic frame, the gray insertion controller extends the display time of a gray insertion frame in a frame cycle. When the current frame belongs to a static frame, the gray insertion controller shortens the display time of a gray insertion frame in a frame cycle.
According to one exemplary embodiment of the invention, when the current frame belongs to a dynamic frame, the gray insertion controller extends the charging time of a gray insertion image. When the current frame belongs to a static frame, the gray insertion controller shortens the charging time of a gray insertion image.
In accordance to the present invention, whether a current frame display by an LCD belongs to a dynamic frame or a static frame is determined. When the current frame display by the LCD is a dynamic frame, the gray insertion level of a frame of the LCD is raised and the duty cycle of the PWM signal is simultaneously increased, wherein the PWM signal is used to drive the back light module of the LCD. When the current frame display by the LCD is a static frame, the gray insertion level of a frame of the LCD is lowered and the duty cycle of the PWM signal is simultaneously reduced. Ultimately, quality of display images may be promoted.
In order to make the aforementioned and other objects, features and advantages of the present invention comprehensible, a preferred embodiment accompanied with figures is described in detail below.
A conventional gray insertion method may improve motion blur of a dynamic image but may significantly reduce brightness of a dynamic image and a static image. In addition, turning on and off the conventional gray insertion function results in significant variance in the brightness level of the display image and hence causes great discomfort to the human eye.
In light of the above, a gray insertion method of an LCD is provided in accordance to exemplary embodiments of the present invention. The method of the invention determines whether a current frame is a dynamic frame or a static frame. When the LCD displays a dynamic frame, the gray insertion level of a frame of the LCD and the duty cycle of the pulse width modulate (PWM) signal are synchronously increased so as to improve the motion blur condition. In contrast, when the current frame is a static frame, the gray insertion level of a frame of the LCD and the duty cycle of the pulse width modulate (PWM) are synchronously decreased so as to reduce flickering and to maintain luminance of the display frame.
The above-mentioned pulse width modulate signal is used to drive the back light module of the LCD. Moreover, when the above duty cycle of the pulse width modulate (PWM) signal is adjusted, luminance of a frame is compensated during the generation of a gray insertion frame. Further, a sudden variation of brightness of a display image is prevented and thus discomfort to the human eye is reduced when a gray insertion frame is generated. Illustrations on exemplary embodiments of the present invention are described below with reference to the accompanied figures provided for the purpose of explaining the present invention, wherein same numerals denote same or similar elements or steps.
When the LCD displays a static frame, the display time of the gray insertion frame at the frame cycle may be reduced and the duty cycle of the PWM signal is synchronously reduced. In other words, in the scan signals Gate 01 to Gate N, the time of the pulse G of the writing gray insertion data is decreased (for example, time period T12). Additionally, in accordance to the extent of the time reduced, the duty cycle of the PWM signal is proportionally reduced. Hence, the gray insertion level of a frame of an LCD is lowered to prevent flickering of image and to maintain of 1 luminance of the display image.
Moreover, the gray insertion level of a frame is adjusted via adjusting the charging time of a gray insertion frame. Alternatively speaking, when an LCD displays a dynamic frame, the time of the pulse G of the scan signals Gate 01 to Gate N at a high logic level is increased. When an LCD displays a static frame, the time of the pulse G of the scan signals Gate 01 to Gate N at a high logic level is decreased. It is worthy to note that, in one frame cycle, each pulse (including the pulse G of writing the gray insertion data and the pulse P of the pixel data) respectively corresponds to a different time period in the output enable (OE) signal. Further, the time of each pulse at a high logic level is determined by the period of the corresponding OE signal, wherein the OE signal is at the time of a low logic level.
The driving circuit 200 includes a frame detector 210, a gray insertion controller 220, a back light compensation unit 230 and a frame buffer 240. The frame detector 210, which is coupled to the gray insertion controller 220 and the back light compensation unit 230, receives the video data (for example, the second frame). The gray insertion controller 220 is coupled to the gate driver 30 and the source driver 40. The back light compensation unit 230 is coupled to the back light module 50. The frame buffer 240 receives and stores the video data.
The driving circuit 200 receives and concurrently sends the video data (the second frame, for example) to the frame detector 210 and the frame buffer 240. The frame detector 210 then determines whether the second frame to be display by the LCD is a dynamic frame or a static frame according to the first frame (which is the frame prior to the second frame). A determination signal is then generated and sent to the gray controller 220 and the back light compensation unit 230. The gray controller 220 determines whether gray insertion is to be performed according to the determination signal. In essence, the gray controller 220 determines whether to generate a gray insertion frame according to the determination signal in order to adjust the gray insertion level of a frame. The gray controller obtains the required pixel data from the frame buffer 240, sends the required pixel data to the source driver 40 and generates a corresponding vertical start signal STV and an output enable signal. The corresponding vertical start signal STV and the output enable signal are sent to the gate driver 30 for writing the pixel data of the second frame to the corresponding pixel in the display panel 20. The back light compensation unit 230 adjusts the duty cycle of the pulsed width modulate signal according to the determination signal for maintaining luminance of a display of the LCD 10. Reference now is made to the accompanying flow diagrams to describe the exemplary embodiments of the invention. In the following exemplary embodiments, the PWM signal may be generated by the back light compensation unit 230, and the back light compensation unit 230 may include a signal generation unit (not shown) for generating the PWM signal.
More specifically, in the present embodiment, the frame detector 210 compares whether a region 1 of the first frame is the same as a region 1 of the second frame. No counting is performed if the region 1 of the first frame is the same as the region 1 of the second frame; otherwise, the count value is accumulated. In the present embodiment, the region 1 of the first frame is not the same as the region 1 of the second frame, so the count value changes from 0 to 1. Similarly, the frame detector 210 respectively compares whether regions 2˜9 of the first frame are the same as regions 2˜9 of the second frame. In the present exemplary embodiment, the regions 2, 4, and 5 of the first frame are not the same as the regions 2, 4, and 5 of the second frame. Hence, the count value becomes 4 after the frame detector 210 completes the comparison of the regions 2˜9 of the first frame with the regions 2˜9 of the second frame. It should be noted that the count value in the present embodiment may be directly used as the abovementioned difference value, and should not be construed as limited to the embodiments set forth herein. In other embodiments, the count value may be indirectly used as the abovementioned difference value.
Step S502 is then performed after the difference value is obtained. The frame detector 210 may determine whether the difference value is larger than a preset value. If the difference value is larger than the preset value, it is determined that the LCD displaying a dynamic frame (step S503); otherwise, it is determined that the LCD is not displaying a dynamic frame (i.e. a static frame) (step S504). In the present embodiment, the preset value is 4 for the purpose of illustration. Therefore, the difference value is not larger than the preset value. The frame detector 210 determines the current frame is a static frame and accordingly reduces the display time of the gray insertion frame at the frame cycle. It should be noted that the present embodiment uses steps S501˜S504 to implement step S301, which has the advantage that frames with minor changes are not determined as dynamic frames. In other exemplary embodiments, the frame detector 210 may include or couple to a storage unit (not shown) and a counter (not shown) to respectively realize the above storage and counting functions.
Since the current frame in step S301 is determined as a static frame, step S303 is then performed to lower the frame insertion level of the LCD 10 and to synchronously reduce to duty cycle of the PWM signal. The lowering of the gray insertion level of a frame the LCD 10 is achieved through a reduction of the display time of the gray insertion frame at the frame cycle. Concurrently referring to
As the vertical start signal STV transmits the pulse for the second time, the gate driver 30 generates a pulse G for writing the gray insertion data at the scan signal Gate 01. The pulse G is similar to the pulse P, in which the pulse G moves according to time, and is generated in the scan signals Gate 02 to Gate N. In view of the above, the frame cycle is fixed; accordingly, by increasing the gap between the pulse transmissions of the first time and the second time of the vertical start signal STV in one frame cycle (such as T11), the display time T12 of gray insertion is reduced. In this exemplary embodiment, only one pulse is transmitted in one pixel cycle to stop the generation of gray insertion frame.
For example, when the LCD displays a static frame, the period T12 is shortened from one-third of a frame cycle to zero, and the duty cycle changes from 80% to 60%. Accordingly, the problem of flickering is mitigated when a static frame is display by an LCD. Further, discomfort to the human eye resulted from the significant variance in brightness due to the change in the gray insertion function may be avoided.
It should be further noted that shortening the charging time of a gray insertion frame may be used to lower the gray insertion level of a frame of the LCD 10; in other words, the time of pulse G at high logic level is reduced. In view of the above, at the period in which the pulse G corresponds to the output enable signal, the charging time of a gray insertion frame is reduced by shortening the time of the output enable signal OE at a low logic level. For example, at the period in which the pulse G corresponds to the output enable signal, the charging time of the gray insertion frame changes from one-half to zero when the output enable signal OE is at a high logic level; in other words, a gray insertion frame will not be generated. Further, the duty cycle of the PWM signal changes from 80% to 50%.
Similarly, step S302 is continued if the current frame is determined to be a dynamic frame in step S301. More specifically, in step S302, the gray insertion level of a frame of an LCD is increased and the duty cycle of the PWM signal is synchronously increased. With respect to the adjustment of the display time of the gray insertion frame at the frame cycle, by shortening the period T11, the display time T12 of the gray insertion frame is increased. In essence, when the LCD displays a dynamic frame, the time period T12 increases to one-third of the frame cycle, and the duty cycle changes from 60% to 80%. With respect to the adjustment of the charging time of the gray insertion frame, by extending the time of the output enable signal OE at the low logic level, the charging time of a gray insertion frame is extended.
In other words, at the corresponding period in which the pulse G corresponds to the output enable signal, when the output enable signal is at the low logic level for one-half of the time, the charging time of the gray insertion frame changes from zero to one-half of the corresponding period, and the duty cycle of the PWM signal changes from 50% to 80%. Accordingly, the problem of motion blur of an LCD displaying a dynamic frame may be improved. Furthermore, discomfort to the human eye resulted from the significant variance in brightness due to gray insertion of frame may be avoided.
It is worthy to note that after adjusting the gray insertion level of a frame, one skilled in the art may employ various frame scanning methods to display the gray insertion frame. For example, the gray insertion frame is display by the driving circuit 200 of the exemplary embodiment of the invention in connection with a raster scanning method. However, in other embodiments, an interlace scanning method or other scanning method may be adopted to display the gray insertion frame which is not limited by the present invention herein.
Referring to
Although the above embodiments have disclosed exemplary types of liquid crystal display and a gray insertion method thereof, it should be appreciated by persons of ordinary knowledge in this art that this invention may be embodied in many different forms and should not be construed as limited to the embodiments set forth herein In other words, any method including a determination of whether a current frame is a dynamic or static frame so as to accordingly determine whether to extend or to shorten charging time of a gray insertion image falls within the spirit of the present invention. Other embodiments are discussed hereinafter to allow persons of ordinary skill in the art to further comprehend and embody the present invention.
In addition, in the above embodiment, steps S501˜S504 disclosed in
In another example, as illustrated in
Step S602 is performed to determine whether the number of continuous changes is larger than a preset value. If the number of continuous changes is larger than the preset value, the current frame display by the LCD is determined to be a dynamic frame (step S603); otherwise, the current frame display by the LCD is determined to be a static frame (step S604). The preset value is 3, for example, in the present embodiment. The count value is 1, which is not larger than the preset value 3, so the second frame is determined to be a static frame; in other words, the LCD displays a static frame (step S604).
Similarly, when the driving circuit receives the next frame, the abovementioned steps S601˜S604 may be followed to determine whether the next frame display by the LCD is a dynamic frame or a static frame. Persons skilled in the art may deduce from the above descriptions the method of determining whether the current frames in subsequent frame periods are dynamic frames, which is not further illustrated herein.
It should be noted that by using steps S601˜S604 to implement step S301 in according to the present invention, at least the advantage that a plurality of transmitted frames with no changes in a short time not being determined as static frames is provided. Furthermore, although the frame detector 210 of the present embodiment may only store one frame, information of a plurality of previous frames may be indirectly obtained in the present embodiment by integrating the use of the counter. Hence, it is not required to store a plurality of previous frames and storage space of the frame detector 210 may be effectively preserved.
Furthermore, in the present embodiment, the preset value in step S602 is 3 for the purpose of illustration which is not to be construed as limiting the scope of the invention. In other embodiments, persons skilled in the art may decide on the preset value according to requirements. It should be noted that the currently display second frame is more likely to be determined as a static frame with a larger preset value. In contrast, the currently display second frame is more likely to be determined as a dynamic frame with a smaller preset value.
The above-mentioned driving circuit 200 performs a fixed level of gray insertion (for example, a fixed display time T12 or a fixed charging time) when the LCD displays a dynamic frame. However, the frame insertion may be gradually adjusted and the duty cycle of the PWM signal may be synchronously adjusted.
Speaking in terms of adjusting the display time of the gray insertion frame at the frame cycle, the gray insertion controller 710 gradually increases the time of the period T12, and outputs a gain signal Gain to control the back light compensation unit 720 and concurrently increases the duty cycle of the PWM signal. With respect to the adjustment of the charging time of the gray insertion frame, during the time period at which the pulse G corresponds to the output enable OE signal, the time of the output enable signal OE at the low logic level is extended in order to extend the charging time of a gray insertion frame. Moreover, the gain signal Gain is outputted to control the back light compensation unit 720 and to concurrently increase the duty cycle of the PWM signal.
In other embodiments, when the display time of the gray insertion frame is less than the lower limit of the display time, the low limit of the display time is used as the display time of the gray insertion frame. Alternatively, when the shortened charging time of the gray insertion frame is less than the lower limit of the charging time, the lower limit of the charging time is used as the charging time of the gray insertion frame. One skilled in the art may set the lower limit display time or the low limit charging time according to requirements. The method may provide at least the advantage of allowing the LCD to maintain a display of a gray insertion frame.
When the LCD 10 displays a static frame, the gray insertion controller 710 gradually lowers the gray insertion level of a frame of the LCD display. With respect to the adjustment of the display time of the gray insertion frame at the frame cycle, the gray insertion controller 710 gradually reduces the time of the time period T12, and outputs the gain signal Gain to control the back light compensation unit 720 and to synchronously reduce the duty cycle of the PWM signal. With respect to the adjustment of the charging time of the gray insertion frame, during the time period in which the pulse G corresponds to the output enable OE signal, the time of the output enable signal OE at the low logic level is reduce in order to reduce the charging time of a gray insertion frame. Moreover, the gain signal Gain is outputted to control the back light compensation unit 720 and to concurrently increase the duty cycle of the PWM signal.
Further, in other exemplary embodiments, when the display time of the gray insertion frame is larger than the upper limit of the display time, the upper limit of the display time is used as the display time of the gray insertion frame. Alternatively, when the extended charging time of the gray insertion frame exceeds the upper limit charging time, the upper limit charging time is used as the charging time of the gray insertion frame. One skilled in the art may set the upper limit display time or the upper limit charging time according demands and requirements. The method may provide at least the advantage of allowing the LCD to maintain the display of a normal image.
In accordance to the present invention, whether the second frame (a current frame) display by the LCD is a dynamic frame or a static frame is determined through a frame detector so as to raise or lower the gray insertion level of a frame and to synchronously increase or reduce the duty cycle of the PWM signal. Consequently, to adaptively adjust the gray insertion level of a frame and to synchronously adjust the luminous of back light so as to improve not only motion blur of a dynamic frame but also the loss of brightness of a static frame due to gray insertion. In addition, the embodiments of the present invention further provide at least the following features.
The present invention has been disclosed above in the preferred embodiments, but is not limited to those. It is known to persons skilled in the art that some modifications and innovations may be made without departing from the spirit and scope of the present invention. Therefore, the scope of the present invention should be defined by the following claims.
Number | Date | Country | Kind |
---|---|---|---|
98112686 | Apr 2009 | TW | national |
This application is a Divisional of and claims the priority benefit of U.S. patent application Ser. No. 12/485,917, filed on Jun. 17, 2009, now pending, which claims the priority benefits of Taiwan application Serial No. 98112686, filed on Apr. 16, 2009. The entirety of the above-mentioned patent applications is hereby incorporated by reference herein and made a part of specification.
Number | Date | Country | |
---|---|---|---|
Parent | 12485917 | Jun 2009 | US |
Child | 13615622 | US |