The present invention relates generally to a driving circuit and the driving module thereof and to a display device and the method for manufacturing the same, and particularly to a driving circuit of a display panel and the driving module thereof and to a display device and the method for manufacturing the same.
Modern technologies are developing prosperously. Novel information products are introduced daily for satisfying people's various needs. Early displays are mainly cathode ray tubes (CRTs). Owing to their huge size, heavy power consumption, and radiation hazardous to the heath of long-term users, traditional CRTs are gradually replaced by liquid crystal displays (LCDs). LCDs have the advantages of small size, low radiation, and low power consumption, and thus becoming the mainstream in the market.
In addition, thanks to the rapid advancement of fabrication technologies for panels in recent years, the manufacturing costs of touch panels have been reduced significantly. Consequently, touch panels are applied to general consumer electronic products, such as mobile phones, digital cameras, digital music players (MP3), personal digital assistants (PDAs), and global positioning system (GPS), extensively and gradually. In these electronic products, touch panels are disposed and used as displays for users' interactive input operations. Thereby, the friendliness of the communication interface between human and machine has been improved substantially and the efficiency of input operations has been enhanced as well.
Recently, mobile phones are developing prosperously; in particular, smartphones are developing rapidly. As mobile phones require lighter and thinner mechanisms, the size of materials and the number of components used in panels are required to shrink or reduce. Besides, for single-chip driving chip modules for liquid crystals, in order to make mechanisms smaller and easier for adoption as well as to increase the assembly yield and lower costs of modules, pruning external components has become the major trend. Moreover, in order to provide a wider range of voltages, for example, 2.3V˜4.6V, given a single power supply and shrinking the area of the driving chips in display panels, manufacturers gradually propose driving methods for satisfying both of these two types of requirements.
The source drivers in general display devices adopt operational amplifiers (Op-amp) or voltage dividing using resistors for driving display panels. The driving circuit in display panels comprises a plurality of digital-to-analog converting circuits and a plurality of driving units. The plurality of digital-to-analog converting circuits receive pixel data, respectively, and convert the pixel data to a pixel signal. The plurality of digital-to-analog converting circuits transmit the plurality of pixel signals to the plurality of driving units, respectively, for generating driving signals. The plurality of driving units transmit the driving signals to the display panel, respectively, so that the display panel can display images. The driving circuit needs an external voltage boost circuit. In addition, for maintaining the level of the output signal of the digital-to-analog converting circuit, the voltage boost circuit needs to be coupled with a storage capacitor. Nonetheless, since the capacitance of the storage capacitor is large, 0.1 uF˜4.7 uF approximately, external capacitor device has to be used, leading to an increase of the manufacturing cost. If the storage capacitor is disposed in the driving circuit, the area of the driving circuit will be increased.
Accordingly, the present invention provides a novel driving circuit of a display panel and the driving module thereof, and a display device and the method for manufacturing the same. According to the present invention, the area occupied by the external storage capacitor of the driving circuit is reduced or even no external storage capacitor is required. Hence, the problem described above can be solved.
An objective of the present invention is to provide a driving circuit of a display panel and the driving module thereof, and a display device and the method for manufacturing the same. According to the present invention, a plurality of digital-to-analog converting circuits and a plurality of driving units use different supply voltages provided by the voltage boost circuit and the voltage boost unit, respectively, to shrink the area occupied by the storage capacitor connected externally to the driving circuit or even eliminate the external storage capacitor. Thereby, the purpose of saving circuit area, and hence the purpose of saving costs, can be achieved.
Another objective of the present invention is to provide a driving circuit of a display panel and the driving module thereof, and a display device and the method for manufacturing the same. According to the present invention, the differential unit and the output unit of the plurality of driving units use different supply voltages provided by the voltage boost circuit and the voltage boost unit, respectively, to improve the stability of the output voltage of the driving units.
A further objective of the present invention is to provide a driving circuit of a display panel and the driving module thereof, and a display device and the method for manufacturing the same. According to the present invention, the plurality of driving units include a gamma circuit disposed among the plurality of digital-to-analog converting circuits for reducing the usage of the plurality of driving units. Thereby, the purpose of saving circuit area, and hence the purpose of saving costs, can be achieved.
In order to achieve the objectives and effects described above, the present invention discloses a driving circuit of a display panel, which comprises a plurality of driving units, a plurality of digital-to-analog converting circuits, a voltage boost circuit, and at least a voltage boost unit. The plurality of driving units produce a reference driving voltage according to a gamma voltage of a gamma circuit, respectively. The plurality of digital-to-analog converting circuits receive the reference driving voltages output by the plurality of driving units, and select one of the plurality of reference driving voltage as a data driving voltage according to pixel data, respectively. The plurality of digital-to-analog converting circuits transmit the plurality of data driving voltages to the display panel for displaying images. The voltage boost circuit is used for producing a first supply voltage and providing the first supply voltage to the plurality of digital-to-analog converting circuits. At least a voltage boost unit is used for producing a second supply voltage and providing the second supply voltage to the plurality of driving units.
The present invention further discloses a driving circuit of a display panel, which comprises a flexible circuit board and a chip. The flexible circuit board is connected electrically with the display panel. The chip is disposed on the flexible circuit board, and comprises a plurality of driving units, a plurality of digital-to-analog converting circuits, a voltage boost circuit, and at least a voltage boost unit. The plurality of driving units produce a reference driving voltage according to a gamma voltage of a gamma circuit, respectively. The plurality of digital-to-analog converting circuits receive the reference driving voltages output by the plurality of driving units, and select one of the plurality of reference driving voltage as a data driving voltage according to pixel data, respectively. The plurality of digital-to-analog converting circuits transmit the plurality of data driving voltages to the display panel for displaying images. The voltage boost circuit is used for producing a first supply voltage and providing the first supply voltage to the plurality of digital-to-analog converting circuits. At least a voltage boost unit is used for producing a second supply voltage and providing the second supply voltage to the plurality of driving units.
The present invention further discloses a display device, which comprises a display panel, a flexible circuit board, and a chip. The display panel is used for displaying an image. The flexible circuit board is connected electrically with the display panel. The chip is disposed on the flexible circuit board and produces a plurality of data driving voltage to the display panel for displaying images. The chip comprises a plurality of driving units, a plurality of digital-to-analog converting circuits, a voltage boost circuit, and at least a voltage boost unit. The plurality of driving units produce a reference driving voltage according to a gamma voltage of a gamma circuit, respectively. The plurality of digital-to-analog converting circuits receive the reference driving voltages output by the plurality of driving units, and select one of the plurality of reference driving voltage as a data driving voltage according to pixel data, respectively. The plurality of digital-to-analog converting circuits transmit the plurality of data driving voltages to the display panel. The voltage boost circuit is used for producing a first supply voltage and providing the first supply voltage to the plurality of digital-to-analog converting circuits. At least a voltage boost unit is used for producing a second supply voltage and providing the second supply voltage to the plurality of driving units.
The present invention further discloses a driving circuit of a display device, which comprises a plurality of digital-to-analog converting circuits, a plurality of driving units, a voltage boost circuit, and at least a voltage boost unit. The plurality of digital-to-analog converting circuits receive a plurality of gamma voltages of a gamma circuit and select one of the plurality of reference driving voltages as a reference driving voltage according to pixel data, respectively. The plurality of driving units receive the reference driving voltages output by the plurality of digital-to-analog converting circuits, respectively, produce a data driving voltage according to the reference driving voltage, and transmit the data driving voltage to the display panel for displaying images. The voltage boost circuit is used for producing a first supply voltage and providing the first supply voltage to the plurality of digital-to-analog converting circuits. At least a voltage boost unit is used for producing a second supply voltage and providing the second supply voltage to the plurality of driving units. The plurality of driving units comprises a differential unit and an output unit. The differential unit receives the first supply voltage, uses it as the supply voltage thereof, and produces a differential voltage according to the reference driving voltage. The output unit receives the second supply voltage, uses it as the supply voltage thereof, and produces the data driving voltage according to the differential voltage.
In the specifications and subsequent claims, certain words are used for representing specific devices. A person having ordinary skill in the art should know that hardware manufacturers may use different nouns to call the same device. In the specifications and subsequent claims, the differences in names are not used for distinguishing devices. Instead, the differences in functions are the guidelines for distinguishing. In the whole specifications and subsequent claims, the word “comprising” is an open language and should be explained as “comprising but not limited to”. Beside, the word “couple” includes any direct and indirect electrical connection. Thereby, if the description is that a first device is coupled to a second device, it means that the first device is connected electrically to the second device directly, or the first device is connected electrically to the second device via other device or connecting means indirectly.
In order to make the structure and characteristics as well as the effectiveness of the present invention to be further understood and recognized, the detailed description of the present invention is provided as follows along with embodiments and accompanying figures.
Please refer to
The timing control circuit 4 is used for generating a first timing signal VT1 and a second timing signal VT2. The timing control circuit 4 transmits the first timing signal VT1 and the second timing signal VT2 to the scan driving circuit 2 and the data driving circuit 3, respectively, for controlling the scan driving voltages Vg1˜Vgm transmitted to the display panel 5 by the scan driving circuit 2 to be synchronous with the data driving voltages Vs1˜Vsn transmitted to the display panel 5 by the data driving circuit 3. In other words, when the scan driving circuit 2 transmits the scan driving voltage Vg1 to the display panel 5, the data driving circuit 3 transmits the plurality of data driving voltages Vs1˜Vsn to the display panel 5 corresponding to the scan driving voltage Vg1 for driving the display panel 5 to display the image of the first row; when the scan driving circuit 2 transmits the scan driving voltage Vg2 to the display panel 5, the data driving circuit 3 transmits the plurality of data driving voltages Vs1˜Vsn to the display panel 5 corresponding to the scan driving voltage Vg2 for driving the display panel 5 to display the image of the second row, etc. Thereby, the display is driven to display a whole frame of image.
Please refer to
Please refer to
Please refer to
The plurality of digital-to-analog converting circuits 342 are coupled to the plurality of driving units 340, receive the plurality of reference driving voltages Vref1˜Vrefr and the plurality of pixel data transmitted by the plurality of driving units 340, and select one of the plurality of reference driving voltages Vref1˜Vrefr as a data driving voltage Vs. The plurality of digital-to-analog converting circuits 342 transmit the plurality of data driving voltages Vs1˜Vsn to the display panel 5 for displaying images. That is to say, each digital-to-analog converting circuit 342 will receive the plurality of reference driving voltages Vref1˜Vrefr and select one of the plurality of reference driving voltages Vref1˜Vrefr as the data driving voltage Vs. Thereby, the plurality of digital-to-analog converting circuits 342 produce the plurality of data driving voltages Vs1˜Vsn and transmit the plurality of data driving voltages Vs1˜Vsn to the display panel 5 for displaying images. The plurality of pixel data can be provided by a line buffer 349. Alternatively, as shown in
The voltage boost circuit 344 is coupled to the gamma circuit 32 and the plurality of digital-to-analog converting circuits 342. In addition, the voltage boost circuit 344 is used for producing a first supply voltage VP1 and providing the first supply voltage VP1 to the gamma circuit 32 and the plurality of digital-to-analog converting circuits 342. At least a voltage boost unit 346 is coupled to the plurality of driving units 340, and used for producing a second supply voltage VP2 and providing the second supply voltage VP2 to the plurality of driving unit 340. According to the present embodiment, only a voltage boost unit 346 is used for producing the second supply voltage VP2 and providing the second supply voltage VP2 to the plurality of driving units 340. The voltage boost unit 346 is coupled to the flying capacitors Cf1, Cf2 and the storage capacitor Cs1; the voltage boost circuit 344 is coupled to the flying capacitors Cf3, Cf4 and the storage capacitor Cs2. According to the above description, the plurality of driving units 340 and the plurality of digital-to-analog converting circuits 342 can have individual power supplies; the gamma circuit 32 and the plurality of digital-to-analog converting circuits 342 can have individual power supplies. Accordingly, by providing individual voltages to the corresponding devices using the plurality of voltage boost units 346 and the voltage boost circuit 344, the areas of the external storage capacitors Cs1, Cs2 can be shrunk or the external storage capacitor Cs1 can be even eliminated. Thus, the purpose of saving circuit area can be achieved.
Besides, because the number of the source lines of the display panel is greater than the number of the output lines of the gamma circuit 32, according to the present embodiment, the usage of the plurality of driving units 340 can be reduced by disposing the plurality of driving units 340 between the gamma circuit 32 and the plurality of digital-to-analog converting circuits 342, namely, by disposing the plurality of driving units 340 at the output lines of the gamma circuit 32. Consequently, the circuit area is reduced and thus achieving the purpose of saving cost.
Moreover, the driving circuit according to the present invention further comprises a line buffer 349 used for buffering the plurality of pixel data and transmitting the plurality of pixel data to the plurality of digital-to-analog converting circuits 342.
Please refer to
Beside, the present invention is not limited to using one or two voltage boost units. The scope of present invention ranges from one voltage boost unit corresponding to the plurality of driving units 340 to one voltage boost unit corresponding to one driving unit 340.
Please refer to
The differential unit 3400 according to the present embodiment comprises a transistor 34000, a transistor 34002, a transistor 34004, a transistor 34006, and a current source 34008. The gate of the transistor 34000 is coupled to the output of the gamma circuit 32 for receiving the gamma voltage output by the gamma circuit 32. A first terminal of the transistor 34000 is coupled to a first terminal of the transistor 34002. The gate of the transistor 34002 is coupled to the output of the driving unit 340. A second terminal of the transistor 34002 is coupled to a first terminal of the transistor 34004. A second terminal of the transistor 34004 is coupled to the power supply for receiving the first supply voltage VP1 provided by the voltage boost circuit 344. The gate of the transistor 34004 is coupled to the gate of the transistor 34006 and the first terminal of the transistor 34004. A first terminal of the transistor 34006 is coupled to a second terminal of the transistor 34000. A second terminal of the transistor 34006 is coupled to the power supply for receiving the first supply voltage VP1 provided by the voltage boost circuit 344. A first terminal of the current source 34008 is coupled to the first terminal of the transistor 34000 and the first terminal of the transistor 34002. A second terminal of the current source 34008 is coupled to the reference voltage.
In addition, the output unit 3402 according to the present embodiment comprises a transistor 34020 and a current source 34022. The gate of the transistor 34040 is coupled to the second terminal of the transistor 34000 and the first terminal of the transistor 34006. The first terminal of the transistor 34020 is coupled to the output of the driving unit 340. The second terminal of the transistor 34020 is couple to the power supply for receiving the second supply voltage VP2 provided by the voltage boost unit 346. A first terminal of the current source 34022 is coupled to the output of the driving unit 340. A second terminal of the current source 34022 is coupled to the reference voltage. The differential units 3400 of the plurality of driving units 340 and the output unit 3402 use the voltage boost circuit 344 and the voltage boost unit 346, respectively, to provide individual voltages to their corresponding devices. Consequently, the stability of the output voltage of the driving unit 340 is enhanced.
In addition to using individual supply voltages provided by the voltage boost circuit 344 and voltage boost unit 346, respectively, the differential units 3400 of the plurality of driving units 340 and the output unit 3402 according to the present invention can also receive the second supply voltage VP2 provided by the voltage boost unit 346 simultaneously.
Please refer to
The gate of the transistor 34040 is coupled to the output of the gamma circuit 32. A first terminal of the transistor 34040 is coupled to a first terminal of the transistor 34041. A second terminal of the transistor 34040 is coupled between the transistor 34046 and the transistor 34048. The gate of the transistor 34041 is coupled to the output of the driving unit 340. A second terminal of the transistor 34041 is coupled between the transistor 34047 and the transistor 34049. A first terminal of the current source 34042 is coupled to the first terminal of the transistor 34040 and the first terminal of the transistor 34041. A second terminal of the current source 34042 is coupled to the power supply for receiving the first supply voltage VP1 provided by the voltage boost circuit 344. The gate of the transistor 34043 is coupled to the output of the gamma circuit 32. A first terminal of the transistor 34043 is coupled to a first terminal of the transistor 34044. A second terminal of the transistor 34043 is coupled between the transistor 34050 and the transistor 34052. The gate of the transistor 34044 is coupled to the output of the driving unit 340. A second terminal of the transistor 34044 is coupled between the transistor 34051 and the transistor 34053. A first terminal of the current source 34045 is coupled to the first terminal of the transistor 34043 and the first terminal of the transistor 34044. A second terminal of the current source 34045 is coupled to the reference voltage.
The gate of the transistor 34046 according to the present embodiment is coupled to the gate of the transistor 34047. A first terminal of the transistor 34046 is coupled to the reference voltage. A second terminal of the transistor 34046 is coupled to a first terminal of the transistor 34048. A first terminal of the transistor 34047 is coupled to the reference voltage. A second terminal of the transistor 34047 is coupled to the gate of the transistor 34047 and a first terminal of the transistor 34049. The gate of the transistor 34048 receives a first reference voltage Vb1. A second terminal of the transistor 34048 is coupled to a first terminal of the transistor 34052. The gate of the transistor 34049 receives the first reference voltage Vb1. A second terminal of the transistor 34049 is coupled to a first terminal of the transistor 34053.
The gate of the transistor 34050 is coupled to the gate of the transistor 34051. A first terminal of the transistor 34050 is coupled to a second terminal of the transistor 34052. A second terminal of the transistor 34050 is coupled to the power supply for receiving the first supply voltage VP1 output by the voltage boost circuit 344. A first terminal of the transistor 34051 is coupled to a second terminal of the transistor 34053 and the gate of the transistor 34051. A second terminal of the transistor 34051 is coupled to the power supply for receiving the first supply voltage VP1 output by the voltage boost circuit 344. The gates of the transistor 34052, 34053 receive a second reference voltage Vb2.
The output unit 3406 according to the present embodiment comprises a transistor 34060 and a transistor 34062. The gate of the transistor 34060 is coupled to the first terminal of the transistor 34050, the second terminal of the transistor 34052, and the second terminal of the transistor 34043. A first terminal of the transistor 34060 is coupled a first terminal of the transistor 34062 and the output of the driving unit 340. A second terminal of the transistor 34060 is coupled to the power supply for receiving the second supply voltage VP2 output by the voltage boost unit 346. The gate of the transistor 34062 is coupled to the second terminal of the transistor 34046, the first terminal of transistor 34048, and the second terminal of the transistor 34040. A second terminal of the transistor 34062 is coupled to the reference voltage. Thereby, the influence of significant variation of output current due to the load on the power supply of the differential units 3404 of the plurality of driving units 340, and hence on the levels of the differential voltage Vd output by the differential units 3404, can be avoided. Accordingly, the differential units 3404 and the output units 3406 according to the present embodiment use individual voltages provided by the voltage boost circuit 344 and the voltage boost unit 346, respectively, for improving the stability of the voltages output by the driving units 340.
Please refer to
As the embodiment in
Please refer to
Please refer to
Refer again to
Besides, please refer to
Please refer to
Please refer to
Furthermore, because the plurality of analog-to-analog converting circuits 342 and the plurality of driving units 340 according to the present invention use different supply voltages provided by the voltage boost circuit 344 and the voltage boost unit 346, respectively, the output capacitor 3476 according to the present embodiment does need a large capacitance. Consequently, instead of connected externally, the output capacitor 3476 according to the present embodiment can be built in a chip. Hence, the circuit area can be saved.
Please refer to
Please refer to
Please refer to
Accordingly, because the plurality of analog-to-analog converting circuits 342 and the plurality of driving units 340 according to the present invention use individual supply voltages provided by the voltage boost circuit 344 and the voltage boost unit 346, respectively, the storage capacitor Cs1 required by the driving chip 62 can be shrunk drastically and disposed directly in the driving chip 62. It is not necessary to connect the storage capacitor Cs1 externally to the flexible circuit board 60, or the driving chip 62, namely, the driving circuit, even requires no external storage capacitor. Thereby, according to the present invention, the process of connecting the storage capacitor externally to the flexible circuit board 60 can be saved and thus shortening the process time and further saving cost.
Moreover, the method for manufacturing the display panel according to the present invention further comprises a step S16 for disposing a backlight module (not shown in the figure) for providing a light source to the display panel 5.
To sum up, the present invention relates to a driving circuit of a display panel. A plurality of driving units produce a reference driving voltage according to a gamma voltage of a gamma circuit, respectively. A plurality of digital-to-analog converting circuits receive the reference driving voltages output by the plurality of driving units, and select one of the plurality of reference driving voltage as a data driving voltage according to pixel data, respectively. The plurality of digital-to-analog converting circuits transmit the plurality of data driving voltages to the display panel for displaying images. A voltage boost circuit is used for producing a first supply voltage and providing the first supply voltage to the plurality of digital-to-analog converting circuits. At least a voltage boost unit is used for producing a second supply voltage and providing the second supply voltage to the plurality of driving units. Thereby, because the plurality of analog-to-analog converting circuits and the plurality of driving units according to the present invention use different supply voltages provided by the voltage boost circuit and the voltage boost unit, respectively, the area occupied by the storage capacitor can be minimized or even no external storage capacitor is required. Thereby, the circuit area can be saved, and thus achieving the purpose of saving cost.
Accordingly, the present invention conforms to the legal requirements owing to its novelty, nonobviousness, and utility. However, the foregoing description is only embodiments of the present invention, not used to limit the scope and range of the present invention. Those equivalent changes or modifications made according to the shape, structure, feature, or spirit described in the claims of the present invention are included in the appended claims of the present invention.
This application is a Continuation application of U.S. patent application Ser. No. 14/133,978 filed on Dec. 19, 2013, currently pending, which is based on Provisional Application Ser. No. 61/748,829, filed on Jan. 4, 2013 which are incorporated by reference.
Number | Name | Date | Kind |
---|---|---|---|
20090079495 | Morita | Mar 2009 | A1 |
20100176656 | Chung | Jul 2010 | A1 |
20110148845 | Uehara | Jun 2011 | A1 |
20130076716 | Lim | Mar 2013 | A1 |
20140002433 | Knausz | Jan 2014 | A1 |
20140092338 | Miyazaki | Apr 2014 | A1 |
Number | Date | Country |
---|---|---|
1197049 | Apr 2005 | CN |
1285961 | Nov 2006 | CN |
101546054 | Sep 2009 | CN |
101727850 | Jun 2010 | CN |
102074207 | May 2011 | CN |
102110425 | Jun 2011 | CN |
203721167 | Jul 2014 | CN |
2002351412 | Dec 2002 | JP |
2003262715 | Sep 2003 | JP |
2004021163 | Jan 2004 | JP |
2007037191 | Feb 2007 | JP |
2007226226 | Sep 2007 | JP |
2008292926 | Dec 2008 | JP |
2010197928 | Sep 2010 | JP |
2012118508 | Jun 2012 | JP |
200926123 | Jun 2009 | TW |
201222521 | Jun 2012 | TW |
201234331 | Aug 2012 | TW |
M480748 | Jun 2014 | TW |
Entry |
---|
Hahn, Andreas, Application of Rail-to-Rail Operational Amplifiers, Dec. 1999, Texas Instruments, pp. 1-16 (Year: 1999). |
Andreas Hahn, “Application of Rail-to-Rail Operational Apmlifiers (Mixed Signal Products),” Texas Instruments, Application Report, Dec. 1999. |
Number | Date | Country | |
---|---|---|---|
20180204535 A1 | Jul 2018 | US |
Number | Date | Country | |
---|---|---|---|
61748829 | Jan 2013 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 14133978 | Dec 2013 | US |
Child | 15922006 | US |