DUAL-MODE ENVELOPE TRACKING POWER CONVERTER CIRCUITRY

Description

FIELD OF THE DISCLOSURE

The present disclosure relates to circuitry for facilitating envelope tracking power supplies, and specifically to power converter circuitry for envelope tracking.

BACKGROUND

Many modern electronic devices include wireless communications circuitry. For example, an electronic device may include wireless local area network (WLAN) communications circuitry, cellular communications circuitry, or the like. While wireless communications circuitry allows electronic devices to communicate with one another, such functionality generally comes at the cost of additional energy consumption and thus reduced battery life. Often, wireless communications circuitry is the largest consumer of energy in an electronics device. As wireless communications protocols evolve to provide higher speeds, energy consumption of communications circuitry often increases to meet the higher demands of such protocols.

Consumer demand for longer battery life from electronic devices has resulted in the development of many power-saving techniques for wireless communications. One way to conserve power consumed via wireless communications is through the use of envelope tracking. Envelope tracking involves modulating a supply voltage provided to an amplifier based on the instantaneous magnitude (i.e., the envelope) of an RF input signal provided to the amplifier. FIG. 1 illustrates the basic concept of envelope tracking. Specifically, FIG. 1 shows an amplitude-modulated RF signal 10. Conventionally, a constant supply voltage at a level sufficient to ensure adequate headroom across the entire amplitude range of the RF signal 10 would be supplied to the amplifier, as shown by line 12. This results in a significant amount of wasted energy, and thus poor efficiency, when the amplitude of the RF signal 10 is below the maximum level, as illustrated by line 14. Accordingly, an envelope power supply signal tracks the amplitude of the RF signal 10, as illustrated by line 16, and therefore increases efficiency by preventing the unnecessary expenditure of power when the amplitude of the RF signal 10 is below the maximum level.

To employ envelope tracking as described above, electronic devices typically include envelope tracking power converter circuitry configured to generate the envelope tracking power supply signal illustrated by line 16. A functional block diagram illustrating a typical configuration for an RF transmitter section 18 including envelope tracking power converter circuitry 20 is shown in FIG. 2. The RF transmitter section 18 includes the envelope tracking power converter circuitry 20, a power amplifier 22, RF front end circuitry 24, and an antenna 26. The envelope tracking power converter circuitry 20 receives a supply voltage V_SUPP and an envelope control signal ECS and provides an envelope power supply signal EPS from the supply voltage V_SUPP and the envelope control signal ECS. The power amplifier 22 uses the envelope power supply signal EPS to amplify an RF input signal RF_IN and provide an RF output signal RF_OUT. The RF front end circuitry 24 receives the RF output signal RF_OUT and performs any necessary filtering or routing of the signal, ultimately delivering the RF output signal RF_OUT to the antenna 26. As discussed above, using the envelope power supply signal EPS to amplify the RF input signal RF_IN and provide the RF output signal RF_OUT results in a significant increase in the efficiency of the RF transmitter section 18.

The envelope control signal ECS may be generated in any number of different ways, the details of which will be appreciated by those of ordinary skill in the art. For example, envelope tracking circuitry may receive a baseband input signal, the RF input signal RF_IN, the RF output signal RF_OUT, and/or may be in communication with a modulator in order to detect an envelope of the signal. The envelope tracking circuitry may then communicate with a look-up table that provides the envelope control signal ECS based on the detected envelope. In some cases, such a look-up table may provide the envelope control signal ECS according to an isogain contour of the power amplifier 22 in order to compensate for changes in linearity of the power amplifier 22 as the envelope power supply signal EPS changes.

FIG. 3 is a functional block diagram illustrating details of the envelope tracking power converter circuitry 20. The envelope tracking power converter circuitry 20 includes main power converter switching circuitry 28 configured to receive the supply voltage V_SUPP and provide a main converted power supply signal MCPS from a holding inductor L_HLD to a smoothing capacitor C_SMTH. In particular, the main converted power supply signal MCPS is provided based on a main power converter control signal MPCC provided from main power converter control circuitry 30. A number of main power converter flying capacitors C_FLYM and the holding inductor L_HLD are charged and discharged by the main power converter switching circuitry 28 to provide the main converter power supply signal MCPS. The holding inductor L_HLD stores and supplies power as required to provide the majority of the envelope power supply signal EPS. The smoothing capacitor C_SMTH reduces ripple that may be present in the envelope power supply signal EPS. The main power converter switching circuitry 28 generally forms a buck/boost converter with the main power converter flying capacitors C_FLYM and the holding inductor L_HLD, the details of which will be readily appreciated by those of ordinary skill in the art. The main power converter control signal MPCC may thus include a plurality of control signals each configured to control a different switching element in the main power converter switching circuitry 28 in order to deliver a desired voltage and/or current to the main power converter flying capacitors C_FLYM and the holding inductor L_HLD.

Parallel amplifier power converter switching circuitry 32 also receives the supply voltage V_SUPP and provides a parallel amplifier supply voltage PA_SUPP to a parallel amplifier 34. In particular, the parallel amplifier power converter switching circuitry 32 charges and discharges a parallel amplifier power converter capacitor C_PA and a parallel amplifier power converter inductor L_PA to provide the parallel amplifier power supply voltage PA_SUPP. The parallel amplifier supply voltage PA_SUPP is provided based on a parallel amplifier power converter control signal PAPCC, which is provided by parallel amplifier power converter control circuitry 36. The parallel amplifier power converter switching circuitry 32 may form a buck/boost converter with the parallel amplifier power converter capacitor C_PA and the parallel amplifier power converter inductor L_PA, similar to the main power converter switching circuitry 28 discussed above. However, the power demand of the parallel amplifier 34 is significantly less than that of a power amplifier for which the envelope power supply signal EPS is generated. Accordingly, the switching components within the parallel amplifier power converter switching circuitry 32 will be significantly smaller than those in the main power converter switching circuitry 28. Further, the parallel amplifier power converter capacitor C_PA and the parallel amplifier power converter inductor L_PA are generally significantly smaller than the main power converter flying capacitors C_FLYM and the holding inductor L_HLD, respectively.

Signal conditioning circuitry 38 receives the envelope control signal(s) ECS, which may be a differential signal. These envelope control signal(s) ECS, which indicate a target value of the envelope power supply signal EPS, are conditioned and forwarded to the parallel amplifier 34 as conditioned envelope control signal(s) ECS_C. Further, the envelope control signal(s) or one or more derivatives thereof are provided to the parallel amplifier power converter control circuitry 36, where they are used to provide to the parallel amplifier power converter control signal PAPCC. In particular, the parallel amplifier power converter control signal PAPCC is used to provide a minimum parallel amplifier supply voltage PA_SUPP necessary for the parallel amplifier 34 to operate and control the envelope power supply signal EPS as discussed below.

In addition to the parallel amplifier supply voltage PA_SUPP and the conditioned envelope control signal(s) ECS_C, the parallel amplifier 34 also receives a feedback signal FB via a voltage divider formed from a first feedback resistor R_FB1 and a second feedback resistor R_FB2. Using these signals, the parallel amplifier 34 provides an output voltage V_OUT and an output current I_OUT. Specifically, the parallel amplifier 34 acts similar to an operational amplifier, and attempts to equalize the voltage on an inverted terminal and a non-inverted terminal by changing the output voltage V_OUT and the output current I_OUT thereof. The output voltage V_OUT is delivered to an offset capacitor C_OFF, which is coupled between the holding inductor L_HLD and the smoothing capacitor C_SMTH. In general, the output voltage V_OUT contributes minimally to the envelope power supply signal EPS, acting only as a control for the main power converter switching circuitry 28. However, in some situations where the main power converter switching circuitry 28 along with the main power converter flying capacitors C_FLYM and the holding inductor L_HLD are incapable of providing or maintaining a particular envelope power supply signal EPS (e.g., due to very high bandwidth of the envelope power supply signal EPS and the fact that the rate of change of the current provided by the holding inductor L_HLD is limited), the output voltage V_OUT may contribute to the envelope power supply signal EPS for short periods of time. The offset capacitor C_OFF, in addition to storing charge that may be required to boost the envelope power supply signal EPS in times of rapid change or large signal amplitudes as discussed above, also reduces the necessary dynamic range of the output voltage V_OUT from the parallel amplifier 34 to maintain full control over the envelope power supply signal EPS. This in turn reduces the necessary parallel amplifier supply voltage PA_SUPP and thus improves efficiency. The output current I_OUT is provided to the main power converter control circuitry 30, and is used to generate the main power converter control signal MPCC. Accordingly, the parallel amplifier 34 acts primarily as a master device, with the main power converter switching circuitry 28 as a slave device via the output current I_OUT from the parallel amplifier 34. This design choice is due to the fact that the parallel amplifier 34 is a linear amplifier that is not very efficient at providing signals with the dynamic range of the envelope power supply signal EPS, while the main power converter switching circuitry 28 is very efficient at doing so. Operating the main power converter switching circuitry 28 and the parallel amplifier 34 in this manner thus allows for accurate envelope tracking with good efficiency.

Bandwidth aggregation techniques such as carrier aggregation and multiple-input-multiple-output (MIMO) have become commonplace in wireless communications devices. Downlink carrier aggregation occurs when multiple RF signals are simultaneously received by a mobile communications device. Uplink carrier aggregation occurs when multiple RF signals are simultaneously transmitted from a wireless communications device. An exemplary RF transmitter section 40 capable of uplink carrier aggregation is shown in FIG. 4. The RF transmitter section 40 includes first envelope tracking power converter circuitry 42, a first power amplifier 44, second envelope tracking power converter circuitry 46, a second power amplifier 48, RF front end circuitry 50, a first antenna 52A, and a second antenna 52B. The first envelope tracking power converter circuitry 42 receives the supply voltage V_SUPP and a first envelope control signal ECS1 and provides a first envelope power supply signal EPS1 to the first power amplifier 44. The second envelope tracking power converter circuitry 46 receives the supply voltage V_SUPP and a second envelope control signal ECS2 and provides a second envelope power supply signal EPS2 to the second power amplifier 48. The first power amplifier 44 uses the first envelope power supply signal EPS1 to amplify a first RF input signal RF_IN1 and provide a first RF output signal RF_OUT1. The second power amplifier 48 uses the second envelope power supply signal EPS2 to amplify a second RF input signal RF_IN2 and provide a second RF output signal RF_OUT2. The RF front end circuitry 50 performs filtering and routing on the first RF output signal RF_OUT1 and the second RF output signal RF_OUT2, providing each of these signals to a different one of the antennas 52. Accordingly, the RF transmitter section 40 may perform uplink carrier aggregation.

While the RF transmitter section 40 is capable of performing uplink carrier aggregation with envelope tracking for multiple power amplifiers, such functionality comes at the cost of significantly increased area of the RF transmitter section 40. Each one of the first envelope tracking power converter circuitry 42 and the second envelope tracking power converter circuitry 46 may be quite large due to the various inductive elements, capacitive elements, and switching elements contained therein (particularly in the main power converter switching circuitry 28 and the parallel amplifier power converter switching circuitry 32 discussed above). Providing envelope tracking power converter circuitry for each uplink carrier aggregation transmitter may therefore not be suitable for mobile communications devices in which space is highly limited. Accordingly, there is a need for improved envelope power converter circuitry that is small in size and capable of supporting uplink carrier aggregation.

SUMMARY

The present disclosure relates to circuitry for facilitating envelope tracking power supplies, and specifically to power converter circuitry for envelope tracking. In one embodiment, envelope tracking power converter circuitry includes a first envelope tracking power supply signal output node, a second envelope tracking power supply signal output node, a main switching power converter, a voltage regulator, a first parallel amplifier, a second parallel amplifier, a first auxiliary switching power converter, and a second auxiliary switching power converter. The main switching power converter provides a boost voltage based on a supply voltage. The voltage regulator provides a regulated supply voltage based on the supply voltage. The first parallel amplifier provides a first output voltage and a first output current based on a first parallel amplifier supply voltage, an envelope power converter control signal, and a first feedback signal from the first envelope tracking power supply signal output node. The second parallel amplifier provides a second output voltage and a second output current based on a second parallel amplifier supply voltage, the envelope power converter control signal, and a second feedback signal from the second envelope tracking power supply signal output node.

In a first mode of operation of the first auxiliary switching power converter, the first auxiliary switching power converter provides a portion of a first envelope tracking power supply signal to the first envelope tracking power supply signal output node based on the boost voltage and a first auxiliary control signal, which is based on the first output current from the first parallel amplifier. In a second mode of operation of the first auxiliary switching power converter, the first auxiliary switching power converter provides the second parallel amplifier supply voltage to the second parallel amplifier based on the boost voltage. In a first mode of operation of the second auxiliary switching power converter, the second auxiliary switching power converter provides a portion of a second envelope tracking power supply signal to the second envelope tracking power supply signal output node based on the boost voltage and a second auxiliary control signal, which is based on the second output current from the second parallel amplifier. In a second mode of operation of the second auxiliary switching power converter, the second auxiliary switching power converter provides the first parallel amplifier supply voltage to the first parallel amplifier based on the boost voltage. By operating the first auxiliary switching power converter and the second auxiliary switching power converter in this manner, the overall size of the envelope tracking power converter circuitry can be significantly reduced while providing multiple envelope tracking power supply signals.

In one embodiment, envelope tracking power converter circuitry is configured to receive a supply voltage and simultaneously provide a first envelope tracking power supply signal for amplifying a first RF input signal and a second envelope tracking signal for amplifying a second RF input signal. By simultaneously providing multiple envelope tracking power supply signals from the same envelope tracking power converter circuitry, the size of an RF transmitter incorporating the envelope tracking power converter circuitry may remain small. Those skilled in the art will appreciate the scope of the disclosure and realize additional aspects thereof after reading the following detailed description in association with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings incorporated in and forming a part of this specification illustrate several aspects of the disclosure, and together with the description serve to explain the principles of the disclosure.

FIG. 1 is a graph illustrating the basic principles of envelope tracking.

FIG. 2 is a functional schematic illustrating details of a conventional radio frequency (RF) transmitter.

FIG. 3 is a functional schematic illustrating details of conventional envelope tracking power converter circuitry.

FIG. 4 is a functional schematic illustrating details of an additional conventional RF transmitter.

FIG. 5 is a functional schematic illustrating details of an RF transmitter according to one embodiment of the present disclosure.

FIG. 6 is a functional schematic illustrating details of dual-mode envelope tracking/average power tracking power converter circuitry according to on embodiment of the present disclosure.

FIGS. 7A and 7B are functional schematics illustrating details of parallel amplifier power converter switching circuitry according to one embodiment of the present disclosure.

FIG. 8 is a functional schematic illustrating details of an RF transmitter according to one embodiment of the present disclosure.

FIG. 9 is a functional schematic illustrating details of dual-mode envelope tracking/average power tracking power converter circuitry according to one embodiment of the present disclosure.

FIG. 10 is a functional schematic illustrating details of dual-mode envelope tracking/average power tracking power converter circuitry according to one embodiment of the present disclosure.

FIG. 11 is a functional schematic illustrating details of primary power converter switching circuitry according to one embodiment of the present disclosure.

DETAILED DESCRIPTION

The embodiments set forth below represent the necessary information to enable those skilled in the art to practice the disclosure and illustrate the best mode of practicing the disclosure. Upon reading the following description in light of the accompanying drawings, those skilled in the art will understand the concepts of the disclosure and will recognize applications of these concepts not particularly addressed herein. It should be understood that these concepts and applications fall within the scope of the disclosure and the accompanying claims.

FIG. 5 shows a radio frequency (RF) transmitter section 54 according to one embodiment of the present disclosure. The RF transmitter section 54 includes dual-mode envelope tracking/average power tracking power converter circuitry 56, a first power amplifier 58, a second power amplifier 60, RF front end circuitry 62, a first antenna 64A, and a second antenna 64B. The dual-mode envelope tracking/average power tracking power converter circuitry 56 is configured to receive a supply voltage V_SUPP, an envelope control signal ECS, which may include multiple control signals, and an average power tracking control signal APC and provide an envelope power supply signal EPS and an average power tracking power supply signal APS. The envelope power supply signal EPS tracks the envelope of a first RF input signal RF_IN1, and is used by the first power amplifier 58 to amplify the first RF input signal RF_IN1 and provide a first RF output signal RF_OUT1. The average power tracking power supply signal APS is used by the second power amplifier 60 to amplify a second RF input signal RF_IN2 and provide a second RF output signal RF_OUT2. The RF front end circuitry 62 receives the first RF output signal RF_OUT1 and the second RF output signal RF_OUT2, performs any necessary filtering and/or routing of the signals, and separately delivers each one of the signals to a different one of the first antenna 64A and the second antenna 64B. Notably, both the first power amplifier 58 and the second power amplifier 60 are powered by the dual-mode envelope tracking/average power tracking power converter circuitry 56. The dual-mode envelope tracking/average power tracking power converter circuitry 56 may be a single integrated circuit. This saves a significant amount of space in the RF transmitter section 54 when compared with conventional solutions that use multiple power converter circuitries to perform the same task.

Notably, the dual-mode envelope tracking/average power tracking power converter circuitry 56 shown in FIG. 5 is only capable of providing the envelope tracking power supply signal EPS to the first power amplifier 58 and providing the average power tracking power supply signal APS to the second power amplifier 60. While using average power tracking may result in reduced efficiency of the second power amplifier 60, this may be an acceptable trade-off for the reductions in size achieved by using the dual-mode envelope tracking/average power tracking power converter circuitry 56. Further, when operating in uplink carrier aggregation modes, the transmit power requirements of the first power amplifier 58 and the second power amplifier 60 are generally reduced (e.g., by −3 dB) to comply with spectral emissions and interference requirements. Accordingly, the power required to operate the second power amplifier 60 will be reduced, which may make the use of average power tracking for the second power amplifier 60 less costly.

The envelope control signal ECS and the average power tracking control signal APC may be generated in any number of different ways, the details of which will be appreciated by those of ordinary skill in the art. For example, envelope tracking circuitry may receive a baseband input signal, an RF input signal RF_IN, an RF output signal RF_OUT, and/or may be in communication with a modulator in order to detect an envelope of the signal. The envelope tracking circuitry may then communicate with a look-up table that provides the envelope control signal ECS based on the detected envelope. In some cases, such a look-up table may provide the envelope control signal ECS according to an isogain contour of the power amplifier to which the envelope power supply signal EPS is provided in order to compensate for changes in linearity of the power amplifier as the envelope power supply signal EPS changes. The average power tracking control signal APC may be generated by examining a desired output power, and may involve referencing a look-up table to determine a desired magnitude of an average power tracking power supply signal APS based on a desired output power, or by any other suitable means.

FIG. 6 is a block diagram showing details of the dual-mode envelope tracking/average power tracking power converter circuitry 56 according to one embodiment of the present disclosure. The dual-mode envelope tracking/average power tracking power converter circuitry 56 includes main power converter switching circuitry 66 configured to receive the supply voltage V_SUPP and provide a main converter power supply signal MCPS from a holding inductor L_HLD to a smoothing capacitor C_SMTH. In particular, the main converter power supply signal MCPS is provided based on a main power converter control signal MPCC provided from main power converter control circuitry 68. A number of main power converter flying capacitors C_FLYM and the holding inductor L_HLD are charged and discharged by the main power converter switching circuitry 66 to provide the main converter power supply signal MCPS. The main converter power supply signal MCPS generally comprises the majority of the envelope power supply signal EPS. The smoothing capacitor C_SMTH reduces ripple that may be present in the envelope power supply signal EPS. The main power converter switching circuitry 66 generally forms a buck/boost converter with the main power converter flying capacitors C_FLYM and the holding inductor L_HLD, the details of which will be readily appreciated by those of ordinary skill in the art. The main power converter control signal MPCC may thus include a plurality of control signals each configured to control a different switching element in the main power converter switching circuitry 66 in order to deliver a desired voltage and/or current to the main power converter flying capacitors C_FLYM and the holding inductor L_HLD.

Parallel amplifier power converter switching circuitry 70 also receives the supply voltage V_SUPP and provides a parallel amplifier supply voltage PA_SUPP to a parallel amplifier 72. In particular, the parallel amplifier power converter switching circuitry 70 charges and discharges a parallel amplifier power converter capacitor C_PA and a parallel amplifier power converter inductor L_PA to provide the parallel amplifier supply voltage PA_SUPP. Additionally, the parallel amplifier power converter switching circuitry 70 provides an average power tracking power supply signal APS. The parallel amplifier supply voltage PA_SUPP is provided based on a parallel amplifier power converter control signal PAPCC, which is provided by parallel amplifier power converter control circuitry 74. Notably, while the main power converter control circuitry 68 and the parallel amplifier power converter control circuitry 74 are shown separately, they may also be provided together in a centralized control circuitry without departing from the principles described herein. The parallel amplifier power converter switching circuitry 70 may form a buck/boost converter with the parallel amplifier power converter capacitor C_PA and the parallel amplifier power converter inductor L_PA, similar to the main power converter switching circuitry 66 discussed above. As discussed above, the power demand of the parallel amplifier 72 will be significantly less than that of a power amplifier for which the envelope power supply signal EPS is generated. Accordingly, the switching components within the parallel amplifier power converter switching circuitry 70 are generally significantly smaller than those in the main power converter switching circuitry 66. Further, the parallel amplifier power converter capacitor C_PA and the parallel amplifier power converter inductor L_PA are generally significantly smaller than the main power converter flying capacitors C_FLYM and the holding inductor L_HLD, respectively. However, in the present embodiment the parallel amplifier power converter switching circuitry 70 may also be providing power to a power amplifier via the average power tracking power supply signal APS (albeit one that is operated in a reduced power state due to the limits on spectral emissions and interference discussed above with respect to uplink carrier aggregation configurations), and thus the switching components therein, along with the parallel amplifier power converter capacitor C_PA and the parallel amplifier power converter inductor L_PA, may be redesigned to handle greater amounts of power. While doing so will increase the overall size of the dual-mode envelope tracking/average power tracking power converter circuitry 56, such an increase is minor compared to providing separate envelope tracking power converter circuitry for each power amplifier used in an uplink carrier aggregation scheme. For example, the dual-mode envelope tracking/average power tracking power converter circuitry 56 may be between 5% and 15% larger than the envelope tracking power converter circuitry shown in FIG. 3 (compared with 200% larger in the case of providing additional envelope power converter circuitry as shown in FIG. 4).

Signal conditioning circuitry 76 receives the envelope control signal(s) ECS, which may be a differential signal. These envelope control signal(s) ECS, which indicate a target value of the envelope power supply signal EPS, are conditioned and forwarded to the parallel amplifier 72 as conditioned envelope control signal(s) ECS_C. Further, the envelope control signal(s) or one or more derivatives thereof are provided to the parallel amplifier power converter control circuitry 74, where they are used to provide to the parallel amplifier power converter control signal PAPCC. In particular, the parallel amplifier power converter control signal PAPCC is used to provide a minimum parallel amplifier supply voltage PA_SUPP necessary for the parallel amplifier 72 to operate and control the envelope power supply signal EPS as discussed below. Additionally, the parallel amplifier power converter control circuitry 74 receives the average power tracking control signal APC, which determines the level of the average power tracking power supply signal APS. Generally, the parallel amplifier power converter switching circuitry 70 can only provide a single voltage and/or current at one time, and therefore the highest amplitude of the power required for the average power tracking power supply signal APS or the parallel amplifier supply voltage PA_SUPP is chosen by the parallel amplifier power converter control circuitry 74. While this will once again result in a decrease in the efficiency of the dual-mode envelope tracking/average power tracking power converter circuitry 56, such a decrease in efficiency may be a desirable trade-off when considering the size of the circuitry.

In addition to the parallel amplifier supply voltage PA_SUPP and the envelope control signal(s) ECS, the parallel amplifier 72 also receives a feedback signal FB via a resistive divider formed from a first feedback resistor R_FB1 and a second feedback resistor R_FB2. Using these signals, the parallel amplifier 72 provides an output voltage V_OUT and an output current I_OUT. Specifically, the parallel amplifier 72 acts similar to an operational amplifier, and attempts to equalize the voltage on an inverted terminal and a non-inverted terminal by changing the output voltage V_OUT and the output current I_OUT thereof. The output voltage V_OUT is delivered to an offset capacitor C_OFF, which is coupled between the holding inductor L_HLD and the smoothing capacitor C_SMTH. In general, the output voltage V_OUT contributes minimally to the envelope power supply signal EPS, acting only as a control mechanism for the main power converter switching circuitry 66. However, in some situations where the main power converter switching circuitry 66 along with the main power converter flying capacitors C_FLYM and the holding inductor L_HLD are incapable of providing or maintaining a particular envelope power supply signal EPS (e.g., due to very high bandwidth of the envelope power supply signal EPS and the fact that the rate of change of the current provided by the holding inductor L_HLD is limited), the output voltage V_OUT may contribute to the envelope power supply signal EPS for short periods of time. The offset capacitor C_OFF, in addition to storing charge that may be required to boost the envelope power supply signal EPS in times of rapid change or large signal amplitudes as discussed above, also reduces the necessary dynamic range of the output voltage V_OUT from the parallel amplifier 72 to maintain full control over the envelope power supply signal EPS. This in turn reduces the necessary parallel amplifier supply voltage PA_SUPP and thus improves efficiency. The output current I_OUT is provided to the main power converter control circuitry 68, and is used to generate the main power converter control signal MPCC. As will be appreciated by those of ordinary skill in the art, the output current I_OUT may be obtained from the parallel amplifier 72 in any number of different ways, all of which are contemplated herein. Accordingly, the parallel amplifier 72 acts primarily as a master device, with the main power converter switching circuitry 66 as a slave device via the output current I_OUT from the parallel amplifier 72. This design choice is due to the fact that the parallel amplifier 72 is a linear amplifier that is not very efficient at providing signals with the dynamic range of the envelope power supply signal EPS, while the main power converter switching circuitry 66 is very efficient at doing so. Operating the main power converter switching circuitry 66 and the parallel amplifier 72 in this manner thus allows for accurate envelope tracking with good efficiency.

By reusing the parallel amplifier power converter switching circuitry 70, the parallel amplifier power converter capacitor C_PA, and the parallel amplifier power converter inductor L_PA to provide the average power tracking power supply signal APS in addition to the parallel amplifier supply voltage P_SUPP, the dual-mode envelope tracking/average power tracking power converter circuitry 56 may simultaneously support envelope tracking and average power tracking, respectively, for two power amplifiers with a minimal increase in size compared to conventional envelope tracking power converter circuitry.

FIGS. 7A and 7B illustrate the differences between conventional parallel amplifier power converter switching circuitry 78 and the parallel amplifier power converter switching circuitry 70 configured to operate as discussed above with respect to FIG. 6. Specifically, FIG. 7A illustrates the conventional parallel amplifier power converter switching circuitry 78, while FIG. 7B illustrates details of the parallel amplifier power converter switching circuitry 70 according to one embodiment of the present disclosure. The conventional parallel amplifier power converter switching circuitry 78 includes a supply voltage input node 80, a parallel amplifier supply voltage output node 82, a first parallel amplifier power converter switching element SW_PA1 coupled between the supply voltage input node 80 and a first intermediate node 84, a second parallel amplifier power converter switching element SW_PA2 coupled between the first intermediate node 84 and ground, a third parallel amplifier power converter switching element SW_PA3 coupled between a second intermediate node 86 and ground, and a fourth parallel amplifier power converter switching element SW_PA4 coupled between the second intermediate node 86 and the parallel amplifier supply voltage output node 82. The parallel amplifier power converter inductor L_PA is coupled between the first intermediate node 84 and the second intermediate node 86. The parallel amplifier power converter capacitor C_PA is coupled between the parallel amplifier supply voltage output node 82 and ground. Control signals supplied to each one of the parallel amplifier power converter switching elements SW1_PA1-SW_PA4 charge and discharge the parallel amplifier power converter inductor L_PA and the parallel amplifier power converter capacitor C_PA in order to provide a parallel amplifier supply voltage PA_SUPP with a desired magnitude.

The parallel amplifier power converter switching circuitry 70 is similar to the conventional parallel amplifier power converter switching circuitry 78, and includes the parallel amplifier power converter switching elements SW_PA1-SW_PA4 arranged as discussed above with respect to the parallel amplifier power converter inductor L_PA, and the parallel amplifier power converter capacitor C_PA. The parallel amplifier power converter switching circuitry 70 further includes a fifth parallel amplifier power converter switching element SW_PA5 coupled between the second intermediate node 86 and an average power tracking power supply signal output node 88. Unlike the parallel amplifier power converter switching elements SW_PA1-SW_PA4 described above that are dynamically switched in order to charge and discharge the parallel amplifier power converter inductor L_PA and the parallel amplifier power converter capacitor C_PA, the fifth parallel amplifier power converter switching element SW_PA5 is closed when an average power tracking power supply signal APS is desired, and opened when one is not. As discussed above, the control signals provided to the other parallel amplifier power converter switching elements SW_PA1-SW_PA4 are chosen to provide the higher of the average power tracking power supply signal APS and the parallel amplifier supply voltage PA_SUPP.

As is apparent from the above, an average power tracking power supply signal APS may be achieved by adding a single switch to the parallel amplifier power converter switching circuitry 70 and increasing the power handing capability of the other parallel amplifier power converter switches SW_PA1-SW_PA4 as well as the parallel amplifier power converter inductor L_PA and the parallel amplifier power converter capacitor C_PA. Accordingly, the RF transmitter section 54 may perform uplink carrier aggregation with a minimal increase in the size thereof.

FIG. 8 shows an RF transmitter section 90 according to an additional embodiment of the present disclosure. The RF transmitter section 90 includes dual-mode envelope tracking/average power tracking power converter circuitry 92, a first power amplifier 94, a second power amplifier 96, RF front end circuitry 98, a first antenna 100A, and a second antenna 1008. The dual-mode envelope tracking/average power tracking power converter circuitry 92 is configured to receive a supply voltage V_SUPP, an envelope control signal ECS, which may include multiple control signals, and an average power tracking control signal APC and provide one of a first envelope power supply signal EPS1 and a first average power tracking power supply signal APS1 to the first power amplifier 94 and provide one of a second envelope power supply signal EPS2 and a second average power tracking power supply signal APS2 to the second power amplifier 96.

Notably, in some embodiments the dual-mode envelope tracking/average power tracking power converter circuitry 92 is only capable of providing one envelope tracking power supply signal at a time. In these embodiments, if the first envelope power supply signal EPS1 is provided to the first power amplifier 94, the second average power tracking signal APS2 is provided to the second power amplifier 96. Further, if the second envelope power supply signal EPS2 is provided to the second power amplifier 96, the first average power tracking signal APS1 is provided to the first power amplifier 94. This is in contrast to the dual-mode envelope tracking/average power tracking power converter circuitry 56 described above in FIG. 5 in which an envelope power supply signal EPS was always provided to the first power amplifier 58 and an average power tracking power supply signal APS was always provided to the second power amplifier 60. In short, the configuration of the present embodiment allows either the first power amplifier 94 or the second power amplifier 96 to receive an envelope tracking power supply signal, thereby increasing the flexibility of the circuitry.

The first envelope power supply signal EPS1, when provided, tracks the envelope of a first RF input signal RF_IN1, and is used by the first power amplifier 94 to amplify the first RF input signal RF_IN1 and provide a first RF output signal RF_OUT1. The first average power tracking signal APS1, when provided, is also used by the first power amplifier 94 to amplify the first RF input signal RF_IN1 and provide the first RF output signal RF_OUT1. The second envelope power supply signal EPS2, when provided, tracks the envelope of a second RF input signal RF_IN2, and is used by the second power amplifier 96 to amplify the second RF input signal RF_IN2 and provide a second RF output signal RF_OUT2. The second average power tracking signal APS2, when provided, is also used by the second power amplifier 96 to amplify the second RF input signal RF_IN2 and provide the second RF output signal RF_OUT2.

The RF front end circuitry 98 receives the first RF output signal RF_OUT1 and the second RF output signal RF_OUT2, performs any necessary filtering and/or routing of the signals, and separately delivers each one of the signals to a different one of the first antenna 100A and the second antenna 1008. Notably, both the first power amplifier 94 and the second power amplifier 96 are powered by the dual-mode envelope tracking/average power tracking power converter circuitry 92. The dual-mode envelope tracking/average power tracking power converter circuitry 92 may be a single integrated circuit. This saves a significant amount of space in the RF transmitter section 90 when compared with conventional solutions that use multiple power converter circuitries to perform the same task.

While using average power tracking may result in reduced efficiency, this may be an acceptable trade-off for the reductions in size achieved by using the dual-mode envelope tracking/average power tracking power converter circuitry 92. Further, when operating in uplink carrier aggregation modes, the transmit power requirements of the first power amplifier 94 and the second power amplifier 96 are generally reduced (e.g., by −3 dB) to comply with spectral emissions and interference requirements. Accordingly, the power required to operate the first power amplifier 94 and the second power amplifier 96 will be reduced, which may make the use of average power tracking less costly.

The first envelope control signal ECS1, the second envelope control signal ECS2, the first average power tracking control signal APC1, and the second average power tracking control signal APC2 may be generated in any number of different ways, the details of which will be appreciated by those of ordinary skill in the art. For example, envelope tracking circuitry may receive a baseband input signal, an RF input signal RF_IN, an RF output signal RF_OUT, and/or may be in communication with a modulator in order to detect an envelope of the signal. This envelope tracking circuitry may then communicate with a look-up table that provides the envelope control signal ECS based on the detected envelope. In some cases, such a look-up table may provide the envelope control signal ECS according to an isogain contour of the power amplifier to which the envelope power supply signal EPS is provided in order to compensate for changes in linearity of the power amplifier as the envelope power supply signal EPS changes. The average power tracking signal APC may be generated by examining a desired magnitude of an average power tracking power supply signal APS based on a desired output power, or by another suitable means.

FIG. 9 is a block diagram showing details of the dual-mode envelope tracking/average power tracking power converter circuitry 92 according to one embodiment of the present disclosure. The dual-mode envelope tracking/average power tracking power converter circuitry 92 includes primary power converter switching circuitry 102 configured to receive the supply voltage V_SUPP and provide a first primary converter power supply signal PCPS1 to first auxiliary power converter switching circuitry 104A and a second primary converter power supply signal PCPS2 to second auxiliary power converter switching circuitry 104B. In particular, the first primary converter power supply signal PCPS1 and the second primary converter power supply signal PCPS2 are provided based on a primary power converter control signal PPCC provided from primary power converter control circuitry 106. A number of primary power converter flying capacitors C_FLYP are charged and discharged by the primary power converter switching circuitry 102 to provide the first primary converter power supply signal PCPS1 and the second primary converter power supply signal PCPS2. The primary power converter switching circuitry 102 generally forms a boost converter with the primary power converter flying capacitors C_FLYP, the details of which are discussed below. Notably, a number of switching elements in the primary power converter switching circuitry 102 are arranged such that the first primary converter power supply signal PCPS1 and the second primary converter power supply signal PCPS2 may be provided independently and asynchronously from one another as discussed below.

The first auxiliary power converter switching circuitry 104A receives the first primary converter power supply signal PCPS1 and a first auxiliary control signal AUXC1 and charges and discharges a first holding inductor L_HLD1 to provide a first auxiliary power supply signal AUXPS1. The first auxiliary power converter switching circuitry 104A generally forms a buck converter with the first holding inductor L_HLD1, such that the first primary power converter power supply signal PCPS1 may be further adjusted by the first auxiliary power converter switching circuitry 104A. The first auxiliary power supply signal AUXPS1 generally comprises the majority of the first envelope power supply signal EPS1 or the first average power tracking power supply signal APS1. In certain operating modes, the first auxiliary power supply signal AUXPS1 may also be used as an internal power supply for a parallel amplifier in the dual-mode envelope tracking/average power tracking power converter circuitry 92, the details of which are discussed below.

The second auxiliary power converter switching circuitry 1048 receives the second primary converter power supply signal PCPS2 and a second auxiliary control signal AUXC2 and charges and discharges a second holding inductor L_HLD2 to provide a second auxiliary power supply signal AUXPS2. The second auxiliary power converter switching circuitry 1048 generally forms a buck converter with the second holding inductor L_HLD2, such that the first primary power converter power supply signal PCPS2 may be further adjusted by the second auxiliary power converter switching circuitry 1048. The second auxiliary power supply signal AUXPS2 generally comprises the majority of the second envelope power supply signal EPS2 or the second average power tracking power supply signal APS2. In certain operating modes, the second auxiliary power supply signal AUXPS2 may also be used as an internal power supply for a parallel amplifier in the dual-mode envelope tracking/average power tracking power converter circuitry 92, the details of which are discussed below.

A voltage regulator 108, which may be a linear voltage regulator (e.g., a low dropout voltage regulator), also receives the supply voltage V_SUPP and provides a regulated supply voltage R_SUPP to a first parallel amplifier supply voltage multiplexer 110A and a second parallel amplifier supply voltage multiplexer 1108. Signal conditioning circuitry 112 receives the envelope control signal(s) ECS, which indicate a target value of either the first envelope tracking power supply signal EPS1 or the second envelope tracking power supply signal EPS2, depending on which is being provided from the dual-mode envelope tracking/average power tracking power converter circuitry 92. The envelope control signal(s) ECS or some derivative thereof are delivered to the primary power converter control circuitry 106, where they are used along with the average power tracking control signal APC to generate the primary power converter control signal PPCC. The average power tracking control signal APC indicates the target value of the first average power tracking power supply signal APS1 or the second average power tracking power supply signal APS2, depending on which is being provided from the dual-mode envelope tracking/average power tracking power converter circuitry 92. The primary power converter control circuitry 106 may provide the primary power converter control signal PPCC based on the larger of the requirements indicated by the envelope control signal(s) EPS and the average power tracking control signal APC. The signal conditioning circuitry 112 may provide filtering and signal processing on the envelope control signal(s) ECS, which are delivered via a first envelope control signal multiplexer 114A and a second envelope control signal multiplexer 1148 to one of a first parallel amplifier 116A and a second parallel amplifier 1168. Which one of the first parallel amplifier 116A and the second parallel amplifier 1168 receive the envelope control signal(s) ECS depends on if the first envelope power supply signal EPS1 is being provided (first parallel amplifier 116A) or the second envelope power supply signal EPS2 is being provided (second parallel amplifier 116B).

When the first envelope power supply signal EPS1 is being provided from the dual-mode envelope tracking/average power tracking power converter circuitry 92, the first parallel amplifier 116A receives the envelope control signal(s) ECS, a first feedback signal V_FB1 via a resistive divider formed from a first feedback resistor R_FB1 and a second feedback resistor R_FB2, and a first parallel amplifier supply voltage PA_SUPP1, which is one of the regulated supply voltage R_SUPP and the second auxiliary power supply voltage AUXPS2. Which one of the regulated supply voltage R_SUPP and the second auxiliary power supply voltage AUXPS2 depends on the operating mode of the dual-mode envelope tracking/average power tracking power converter circuitry 92, as discussed below. Using these signals, the first parallel amplifier 116A provides a first output voltage V_OUT1 and a first output current I_OUT1. Specifically, the first parallel amplifier 116A acts similar to an operational amplifier, and attempts to equalize the voltage on an inverted terminal and a non-inverted terminal by changing the first output voltage V_OUT1 and the first output current I_OUT1 thereof.

The first output voltage V_OUT1 is delivered to a first offset capacitor C_OFF1, which is coupled between the first holding inductor L_HLD1 and the first smoothing capacitor C_SMTH1. In general, the first output voltage V_OUT1 contributes minimally to the first envelope power supply signal EPS1, acting only as a control mechanism for the first auxiliary power converter switching circuitry 104A. However, in some situations where the first auxiliary power converter switching circuitry 104A and the first holding inductor L_HLD1 is incapable of providing or maintaining a particular first envelope power supply signal EPS1 (e.g., due to very high bandwidth of the first envelope power supply signal EPS1 and the fact that the rate of change of the current provided by the first holding inductor L_HLD1 is limited), the first output voltage V_OUT1 may contribute to the first envelope power supply signal EPS1 for short periods of time. The first offset capacitor C_OFF1, in addition to storing charge that may be required to boost the first envelope power supply signal EPS1 in times of rapid change or large signal amplitudes as discussed above, also reduces the necessary dynamic range of the first output voltage V_OUT1 from the first parallel amplifier 116A to maintain full control over the first envelope power supply signal EPS1. This in turn reduces the necessary first parallel amplifier supply voltage PA_SUPP1 and thus improves efficiency.

The first output current I_OUT1 is provided to first auxiliary power converter control circuitry 118A, which provides the first auxiliary control signal AUXC1 to the first auxiliary power converter switching circuitry 104A based thereon. Accordingly, the first parallel amplifier 116A acts primarily as a master device, while the first auxiliary power converter switching circuitry 104A acts as a slave device via the first output current I_OUT1 from the first parallel amplifier 116A. This design choice is due to the fact that the first parallel amplifier 116A is a linear amplifier that is not very efficient at providing signals with the dynamic range of the first envelope power supply signal EPS1, while the first auxiliary power converter switching circuitry 104A along with the primary power converter switching circuitry 102 and the associated energy storage components are very efficient at doing so. Providing the first envelope power supply signal EPS1 in this manner thus allows for accurate envelope tracking with good efficiency.

When the first average power tracking power supply signal APS1 is being provided from the dual-mode envelope tracking/average power tracking power converter circuitry 92, the first parallel amplifier 116A is inactive. Rather than the first output current I_OUT1 from the first parallel amplifier 116A, the first auxiliary power converter control circuitry 118A provides the first auxiliary control signal AUXC1 based on the average power tracking control signal APC. A first isolation switch SW_I1 coupled between an output of the first parallel amplifier 116A and ground may be closed in order to isolate the first parallel amplifier 116A in its inactive state. Further, the second parallel amplifier supply voltage multiplexer 110B may provide the first auxiliary power supply signal AUXPS1 to the second parallel amplifier 1168, where it may be used as a power supply for the second parallel amplifier 1168 as discussed below. Accordingly, when providing the first average power tracking power supply signal APS1, the first auxiliary power converter switching circuitry 104A provides both the first average power tracking power supply signal APS1 and acts as an internal power supply for the second parallel amplifier 1168. This foregoes the need for the parallel amplifier power converter switching circuitry 70 shown above in FIG. 5, thus saving significant space in the dual-mode envelope tracking/average power tracking power converter circuitry 92.

When the second envelope power supply signal EPS2 is being provided from the dual-mode envelope tracking/average power tracking power converter circuitry 92, the second parallel amplifier 1168 receives the envelope control signal(s) ECS, a second feedback signal V_FB2 via a resistive divider formed from a third feedback resistor R_FB3 and a fourth feedback resistor R_FB4, and a second parallel amplifier supply voltage PA_SUPP2, which is one of the regulated supply voltage R_SUPP and the first auxiliary power supply voltage AUXPS1. Which one of the regulated supply voltage R_SUPP and the first auxiliary power supply voltage AUXPS1 depends on the operating mode of the dual-mode envelope tracking/average power tracking power converter circuitry 92. Using these signals, the second parallel amplifier 1168 provides a second output voltage V_OUT2 and a second output current I_OUT2. Specifically, the second parallel amplifier 1168 acts similar to an operational amplifier, and attempts to equalize the voltage on an inverted terminal and a non-inverted terminal by changing the second output voltage V_OUT2 and the second output current I_OUT2.

The second output voltage V_OUT2 is delivered to a second offset capacitor C_OFF2, which is coupled between the second holding inductor L_HLD2 and the second smoothing capacitor C_SMTH2. In general, the second output voltage V_OUT2 contributes minimally to the second envelope power supply signal EPS2, acting only as a control mechanism for the second auxiliary power converter switching circuitry 1048. However, in some situations where the second auxiliary power converter switching circuitry 1048 is incapable of providing or maintaining a particular second envelope power supply signal EPS2 (e.g., due to very high bandwidth of the second envelope power supply signal EPS2 and the fact that the rate of change of the current provided by the second holding inductor L_HLD2 is limited), the second output voltage V_OUT2 may contribute to the second envelope power supply signal EPS2 for short periods of time. The second offset capacitor C_OFF2, in addition to storing charge that may be required to boost the second envelope power supply signal EPS2 in times of rapid change or large signal amplitudes as discussed above, also reduces the necessary dynamic range of the second output voltage V_OUT2 from the second parallel amplifier 1168 to maintain full control over the second envelope power supply signal EPS2. This in turn reduces the necessary second parallel amplifier supply voltage PA_SUPP2 and thus improves efficiency.

The second output current I_OUT2 is provided to second auxiliary power converter control circuitry 1188, which provides the second auxiliary control signal AUXC2 to the second auxiliary power converter switching circuitry 1048 based thereon. Accordingly, the second parallel amplifier 1168 acts primarily as a master device, while the second auxiliary power converter switching circuitry 1048 acts as a slave device via the second output current I_OUT2 from the second parallel amplifier 1168. This design choice is due to the fact that the second parallel amplifier 1168 is a linear amplifier that is not very efficient at providing signals with the dynamic range of the second envelope power supply signal EPS2, while the second auxiliary power converter switching circuitry 1048 along with the primary power converter switching circuitry 102 and their associated energy storage components are very efficient at doing so. Providing the second envelope power supply signal EPS2 in this manner thus allows for accurate envelope tracking with good efficiency.

When the second average power tracking power supply signal APS2 is being provided from the dual-mode envelope tracking/average power tracking power converter circuitry 92, the second parallel amplifier 1168 is inactive. Rather than the second output current I_OUT2 from the second parallel amplifier 1168, the second auxiliary power converter control circuitry 1188 provides the second auxiliary control signal AUXC2 based on the average power tracking control signal APC. A second isolation switch SW_I2 coupled between an output of the second parallel amplifier 1168 and ground may be closed in order to isolate the second parallel amplifier 1168 in its inactive state. Further, the first parallel amplifier supply voltage multiplexer 110A may provide the second auxiliary power supply signal AUXPS2 to the first parallel amplifier 116A, where it may be used as the first parallel amplifier power supply signal PA_SUPP1. Accordingly, when providing the second average power tracking power supply signal APS2, the second auxiliary power converter switching circuitry 1048 provides both the second average power tracking power supply signal APS2 and acts as an internal power supply for the first parallel amplifier 116A. This foregoes the need for the parallel amplifier power converter switching circuitry 70 shown above in FIG. 5, thus saving significant space in the dual-mode envelope tracking/average power tracking power converter circuitry 92.

As discussed above, the dual-mode envelope tracking/average power tracking power converter circuitry 92 shown in FIG. 9 may only be capable of providing a single envelope tracking power supply signal at a time. This may result in reduced efficiency of the RF transmitter section 90 shown in FIG. 8 for the reasons discussed above. Accordingly, it may be advantageous in some circumstances for the dual-mode envelope tracking/average power tracking power converter circuitry 92 to simultaneously provide two different envelope power supply signals. FIG. 10 thus shows the dual-mode envelope tracking/average power tracking power converter circuitry 92 according to an additional embodiment of the present disclosure.

The dual-mode envelope tracking/average power tracking power converter circuitry 92 shown in FIG. 10 is substantially similar to that shown in FIG. 9, except that the signal conditioning circuitry 112 receives first envelope control signal(s) ECS1 and second envelope control signal(s) ECS2. Further, the first envelope control signal multiplexer 114A and the second envelope control signal multiplexer 1148 are replaced with a single envelope control signal multiplexer 114 configured to provide the first envelope control signal(s) ECS1 to a first one of the first parallel amplifier 116A and the second parallel amplifier 1168 and provide the second envelope control signal(s) ECS2 to a second one of the first parallel amplifier 116A and the second parallel amplifier 1168.

When providing an envelope power supply signal and an average power tracking power supply signal, the dual-mode envelope tracking/average power tracking power converter circuitry 92 operates as described above in FIG. 9. When simultaneously providing two envelope power supply signals, the first parallel amplifier supply voltage multiplexer 110A is configured to provide the regulated supply voltage R_SUPP to the first parallel amplifier 116A and the second parallel amplifier supply voltage multiplexer 1108 is configured to provide the regulated supply voltage R_SUPP to the second parallel amplifier 1168. Accordingly, both the first parallel amplifier 116A and the second parallel amplifier 1168 are powered via the voltage regulator 108 in this situation. The first parallel amplifier 116A and the second parallel amplifier 1168 function as described above when providing an envelope power supply signal to simultaneously provide the first envelope power supply signal EPS1 and the second envelope power supply signal EPS2. As discussed above, using the voltage regulator 108 is less efficient than using a switching power converter such as the one described above in FIG. 5. However, the voltage regulator 108 consumes much less space than a switching power converter. Accordingly, the trade-off in efficiency vs. area consumption may be desirable in some situations, especially when simultaneously envelope tracking power supply signals are not always provided from the dual-mode envelope tracking/average power tracking power converter circuitry 92.

FIG. 11 shows details of the primary power converter switching circuitry 102 according to one embodiment of the present disclosure. The primary power converter switching circuitry 102 includes a first primary power converter switching element SW_PP1 coupled between a supply voltage input node 120 and a first intermediate node 122, a second primary power converter switching element SW_PP2 coupled between the first intermediate node 122 and a first output node 124 from which the first primary power converter power supply signal PCPS1 is provided, a third primary power converter switching element SW_PP3 coupled between the first intermediate node 122 and a second output node 126 from which the second primary power converter power supply signal PCPS2 is provided, a fourth primary power converter switching element SW_PP4 coupled between the supply voltage input node 120 and a second intermediate node 128, a fifth primary power converter switching element SW_PP5 coupled between the second intermediate node 128 and ground, a sixth primary power converter switching element SW_PP6 coupled between the second intermediate node 128 and a third intermediate node 130, a seventh primary power converter switching element SW_PP7 coupled between the supply voltage input node 120 and the third intermediate node 130, an eighth primary power converter switching element SW_PP8 coupled between the third intermediate node 130 and the first output node 124, a ninth primary power converter switching element SW_PP9 coupled between the third intermediate node 130 and the second output node 126, a tenth primary power converter switching element SW_PP10 coupled between the supply voltage input node 120 and a fourth intermediate node 132, and an eleventh primary power converter switching element SW_PP11 coupled between the fourth intermediate node 132 and ground. A first primary power converter flying capacitor C_FLYP1 is coupled between the first intermediate node 122 and the second intermediate node 128. A second primary power converter flying capacitor C_FLYP2 is coupled between the third intermediate node 130 and the fourth intermediate node 132. Together, the primary power converter switching elements SW_PP1-SWPP_11, the first primary power converter flying capacitor C_FLYP1, and the second primary power converter flying capacitor C_FLYP2 form a boost converter, the operation of which is discussed below.

In some embodiments, a first bypass switching element SW_BP1 is coupled between the supply voltage input node 120 and the first output node 124 and a second bypass switching element SW_BP2 is coupled between the supply voltage input node 120 and the second output node 126. These bypass switches allow the supply voltage V_SUPP to be provided directly to the first output node 124 and the second output node 126, respectively, which may be desirable in some circumstances.

The primary power converter switching circuitry 102 can be operated to provide 2× the supply voltage V_SUPP or 1.5× the supply voltage V_SUPP to the first output node 124, the second output node 126, or both, depending on the operation thereof. Further, the primary power converter switching circuitry 102 can provide these multiples of the supply voltage asynchronously to each one of the first output node 124 and the second output node 126. To provide 2× the supply voltage V_SUPP at either the first output node 124 or the second output node 126, each one of the first primary power converter flying capacitor C_FLYP1 and the second primary power converter flying capacitor C_FLYP2 are coupled in parallel between the supply voltage input node 120 and ground. For example, the first primary power converter switching element SW_PP1, the fifth primary power converter switching element SW_PP5, the seventh primary power converter switching element SW_PP7, and the eleventh primary power converter switching element SW_PP11 may be closed, while the other primary power converter switching elements are opened. Accordingly, each one of the first primary power converter flying capacitor C_FLYP1 and the second primary power converter flying capacitor C_FLY2 are charged to the supply voltage V_SUPP.

The first primary power converter flying capacitor C_FLYP1 and the second primary power converter flying capacitor C_FLYP2 may then be coupled in parallel between the supply voltage input node 120 and the first output node 124, for example, by closing the second primary power converter switching element SW_PP2, the fourth primary power converter switching element SW_PP4, the eighth primary power converter switching element SW_PP8, and the tenth primary power converter switching element SW_PP10 while opening the remaining primary power converter switching elements. This results in 2× the supply voltage at the first output node 124. To provide the same at the second output node 126, the third primary power converter switching element SW_PP3 may be closed. This may be accomplished as desired such that the multiplied supply voltage can be provided to the second output node 126 asynchronously from the first output node 124.

The same multiplied supply voltage may be provided to the second output node 126 by closing the third primary power converter switching element SW_PP3, the fourth primary power converter switching element SW_PP4, the ninth primary power converter switching element SW_PP9, and the tenth primary power converter switching element SW_PP10. The multiplied supply voltage may then be provided asynchronously to the first output node 124 by closing the eighth primary power converter switching element SW_PP8 as desired.

To provide 1.5× the supply voltage V_SUPP using the primary power converter switching circuitry 102, the first primary power converter flying capacitor C_FLYP1 and the second primary power converter flying capacitor C_FLYP2 may be provided in series between the supply voltage input node 120 and ground. This may be accomplished, for example, by closing the first primary power converter switching element SW_PP1, the sixth primary power converter switching element SW_PP6, and the eleventh primary power converter switching element SW_PP11, while the other primary power converter switching elements remain open. Accordingly, each one of the first primary power converter flying capacitor C_FLYP1 and the second primary power converter flying capacitor C_FLY2 is charged to half of the supply voltage V_SUPP. The first flying capacitor C_FLYP1 and the second flying capacitor C_FLYP2 may then be coupled in parallel between the supply voltage input node 120, the first output node 124, and the second output node 126 as discussed above in order to provide 1.5× the supply voltage V_SUPP asynchronously from the first output node 124 and the second output node 126.

Additional multipliers of the supply voltage V_SUPP may be achieved using different charging and discharging configurations of the primary power converter switching circuitry 102, the details of which will be appreciated by those of ordinary skill in the art. Further, additional primary power converter flying capacitors and/or primary power converter switching elements may be provided to support additional voltage multipliers that may be desired without departing from the principles described herein.

Those skilled in the art will recognize improvements and modifications to the embodiments of the present disclosure. All such improvements and modifications are considered within the scope of the concepts disclosed herein and the claims that follow.

Claims

1. Envelope tracking power converter circuitry comprising: a first envelope tracking power supply signal output node;a second envelope tracking power supply signal output node;a main switching power converter configured to provide a boost voltage based on a supply voltage;a voltage regulator configured to provide a regulated supply voltage based on the supply voltage;a first parallel amplifier configured to provide a first output voltage and a first output current based on a first parallel amplifier supply voltage, an envelope power converter control signal, and a first feedback signal from the first envelope tracking power supply signal output node;a second parallel amplifier configured to provide a second output voltage and a second output current based on a second parallel amplifier supply voltage, the envelope power converter control signal, and a second feedback signal from the second envelope tracking power supply signal output node;a first auxiliary switching power converter configured to: in a first mode of operation, provide a portion of a first envelope tracking power supply signal to the first envelope tracking power supply signal output node based on the boost voltage and a first auxiliary control signal, wherein the first auxiliary control signal is based on the first output current from the first parallel amplifier; andin a second mode of operation, provide the second parallel amplifier supply voltage to the second parallel amplifier based on the boost voltage; anda second auxiliary switching power converter configured to: in a first mode of operation, provide a portion of a second envelope tracking power supply signal to the second envelope tracking power supply signal output node based on the boost voltage and a second auxiliary control signal, wherein the second auxiliary control signal is based on the second output current from the second parallel amplifier; andin a second mode of operation, provide the first parallel amplifier supply voltage to the first parallel amplifier based on the boost voltage.
2. The envelope tracking power converter circuitry of claim 1 wherein: in the first mode of operation of the first auxiliary switching power converter, the second parallel amplifier supply voltage is the regulated supply voltage provided by the voltage regulator; andin the first mode of operation of the second auxiliary switching power converter, the first parallel amplifier supply voltage is the regulated supply voltage provided by the voltage regulator.
3. The envelope tracking power converter circuitry of claim 2 wherein the voltage regulator is a low dropout regulator.
4. The envelope tracking power converter circuitry of claim 1 wherein: the main switching power converter is a boost converter;the first auxiliary switching power converter is a buck converter; andthe second auxiliary switching power converter is a buck converter.
5. The envelope tracking power converter circuitry of claim 1 wherein: the first auxiliary switching power converter is further configured to, in a third mode of operation, provide a first average power tracking power supply signal to the first envelope tracking power supply signal output node based on the boost voltage and the first auxiliary control signal, wherein the first auxiliary control signal is based on the first output current from the first parallel amplifier; andthe second auxiliary power converter is further configured to, in a third mode of operation, provide a second average power tracking power supply signal to the second envelope tracking power supply signal output node based on the boost voltage and the second auxiliary control signal, wherein the second auxiliary control signal is based on the second output current form the second parallel amplifier.
6. The envelope tracking power converter circuitry of claim 5 wherein: in the first mode of operation and the third mode of operation of the first auxiliary switching power converter, the first parallel amplifier is inactive; andin the first mode of operation and the third mode of operation of the second auxiliary switching power converter, the second parallel amplifier is inactive.
7. The envelope tracking power converter circuitry of claim 6 wherein: in the first mode of operation of the first auxiliary switching power converter, the second parallel amplifier supply voltage is the regulated supply voltage provided by the voltage regulator; andin the first mode of operation of the second auxiliary switching power converter, the first parallel amplifier supply voltage is the regulated supply voltage provided by the voltage regulator.
8. The envelope tracking power converter circuitry of claim 7 wherein the voltage regulator is a low dropout regulator.
9. The envelope tracking power converter circuitry of claim 6 wherein: the main switching power converter is a boost converter;the first auxiliary switching power converter is a buck converter; andthe second auxiliary switching power converter is a buck converter.
10. A radio frequency (RF) transmitter section comprising: a first set of power amplifiers configured to receive and amplify RF input signals within a first set of operating bands;a second set of power amplifiers configured to receive and amplify RF input signals within a second set of operating bands;envelope tracking power converter circuitry comprising: a first envelope tracking power supply signal output node coupled to the first set of power amplifiers;a second envelope tracking power supply signal output node coupled to the second set of power amplifiers;a main switching power converter configured to provide a boost voltage based on a supply voltage;a voltage regulator configured to provide a regulated supply voltage based on the supply voltage;a first parallel amplifier configured to provide a first output voltage and a first output current based on a first parallel amplifier supply voltage, an envelope power converter control signal, and a first feedback signal from the first envelope tracking power supply signal output node;a second parallel amplifier configured to provide a second output voltage and a second output current based on a second parallel amplifier supply voltage, an envelope power converter control signal, and a second feedback signal from the second envelope tracking power supply signal output node;a first auxiliary switching power converter configured to: in a first mode of operation, provide a portion of a first envelope tracking power supply signal to the first envelope tracking power supply signal output node based on the boost voltage and a first auxiliary control signal, wherein the first auxiliary control signal is based on the first output current from the first parallel amplifier; andin a second mode of operation, provide the second parallel amplifier supply voltage to the second parallel amplifier based on the boost voltage; anda second auxiliary switching power converter configured to: in a first mode of operation, provide a portion of a second envelope tracking power supply signal to the second envelope tracking power supply signal output node based on the boost voltage and a second auxiliary control signal, wherein the second auxiliary control signal is based on the second output current from the second parallel amplifier; andin a second mode of operation, provide the first parallel amplifier supply voltage to the first parallel amplifier based on the boost voltage.
11. The RF transmitter section of claim 10 wherein: in the first mode of operation of the first auxiliary switching power converter, the second parallel amplifier supply voltage is the regulated supply voltage provided by the voltage regulator; andin the first mode of operation of the second auxiliary switching power converter, the first parallel amplifier supply voltage is the regulated supply voltage provided by the voltage regulator.
12. The RF transmitter section of claim 10 wherein: the first auxiliary switching power converter is further configured to, in a third mode of operation, provide a first average power tracking power supply signal to the first envelope tracking power supply signal output node based on the boost voltage and the first auxiliary control signal, wherein the first auxiliary control signal is based on the first output current from the first parallel amplifier; andthe second auxiliary power converter is further configured to, in a third mode of operation, provide a second average power tracking power supply signal to the second envelope tracking power supply signal output node based on the boost voltage and the second auxiliary control signal, wherein the second auxiliary control signal is based on the second output current form the second parallel amplifier.
13. The RF transmitter section of claim 12 wherein: in the first mode of operation and the third mode of operation of the first auxiliary switching power converter, the first parallel amplifier is inactive; andin the first mode of operation and the third mode of operation of the second auxiliary switching power converter, the second parallel amplifier is inactive.
14. The RF transmitter section of claim 13 wherein: in the first mode of operation of the first auxiliary switching power converter, the second parallel amplifier supply voltage is the regulated supply voltage provided by the voltage regulator; andin the first mode of operation of the second auxiliary switching power converter, the first parallel amplifier supply voltage is the regulated supply voltage provided by the voltage regulator.
15. The RF transmitter section of claim 14 wherein the voltage regulator is a low dropout regulator.
16. The RF transmitter section of claim 13 wherein: the main switching power converter is a boost converter;the first auxiliary switching power converter is a buck converter; andthe second auxiliary switching power converter is a buck converter.
17. Envelope tracking power converter circuitry configured to receive a supply voltage and an envelope power converter control signal and simultaneously provide a first envelope tracking power supply signal for amplifying a first radio frequency (RF) input signal and a second envelope tracking power supply signal for amplifying a second RF input signal.
18. The envelope tracking power converter circuitry of claim 17 wherein a frequency of the first RF input signal is within a first operating band and a frequency of the second RF input signal is within a second operating band.
19. The envelope tracking power converter circuitry of claim 18 wherein the envelope tracking power converter circuitry is an integrated circuit.
20. The envelope tracking power converter circuitry of claim 19 wherein the first envelope tracking power supply signal and the second envelope tracking power supply signal are provided asynchronously.

RELATED APPLICATIONS

This application claims the benefit of U.S. provisional patent application No. 62/187,355, filed Jul. 1, 2015, U.S. provisional patent application No. 62/190,088, filed Jul. 8, 2015, and U.S. provisional patent application No. 62/273,670, filed Dec. 31, 2015, the disclosures of which are incorporated herein by reference in their entirety.

Provisional Applications (3)

Number	Date	Country
62190088	Jul 2015	US
62187355	Jul 2015	US
62273670	Dec 2015	US

DUAL-MODE ENVELOPE TRACKING POWER CONVERTER CIRCUITRY

Information

Publication Number

Date Filed

Date Published

Inventors

Original Assignees

CPC

International Classifications

Abstract

Description

Claims

RELATED APPLICATIONS

Provisional Applications (3)