This document pertains generally, but not by way of limitation, to power converter circuits.
Hybrid power converter circuits provide efficient power solutions for power supply design. A hybrid power converter circuit is a type of power converter that provides direct current to direct current (DC-DC) voltage conversion based on switched capacitor converters and inductor-based converters. A hybrid power converter contains one or more switching elements (e.g., one or more transistors) and reactive elements (e.g., capacitors and inductors) that, in connection with a periodic switching of the switching elements provides DC output voltage.
This disclosure describes a dual-phase hybrid DC-DC converter circuit topology (also referred to as a “dual-phase hybrid converter” in this disclosure) using a switched-capacitor technique. The dual-phase hybrid converter of this disclosure can reduce the volt-seconds on the inductors of the converter, which can allow for a reduction in the size of the inductors. In addition, the dual-phase hybrid converter can utilize inductors as current sources to charge and discharge the flying capacitors (similar to ideal lossless charge transfer), which can reduce the size of the mid capacitor and increase solution density. Because charging and discharging are performed by inductors, the dual-phase hybrid converter of this disclosure can eliminate the capacitor-to-capacitor charge transfer. As such, the dual-phase hybrid converter does not need high capacitance to achieve high efficiency operation, which can further increase solution density. Finally, by using an inventive gate driving technique, the dual-phase hybrid converter can operate at a higher duty cycle than other approaches.
In some aspects, this disclosure is directed to a dual-phase hybrid converter comprising: a first switched-capacitor circuit including a first switching element, a second switching element, and a first capacitor; a first switching converter circuit including a third switching element, a fourth switching element, and a first inductor, wherein the second switching element is coupled with the third switching element; a second switched-capacitor circuit including a fifth switching element, a sixth switching element, and a second capacitor; a second switching converter circuit including a seventh switching element, an eighth switching element, and a second inductor, wherein the sixth switching element is coupled with the seventh switching element; and a control circuit to control operation of the first switching converter circuit using a first timing phase and control operation of the second switching converter circuit using a second timing phase, wherein the first capacitor is connected between the first switched-capacitor circuit and the second switching converter circuit, and wherein the second capacitor is connected between the second switched-capacitor circuit and the first switching converter circuit.
In some aspects, this disclosure is directed to a method of operating a dual-phase hybrid converter, the method comprising: generating complementary first control signals to turn ON and OFF switching elements of a first switching converter circuit, wherein a first timing phase includes the complementary first control signals; generating complementary second control signals to turn ON and OFF switching elements of a second switching converter circuit, wherein a second timing phase includes the complementary second control signals; generating, using one of the complementary first control signals and one of the complementary second control signals, third control signals to turn ON and OFF switching elements of a first switched-capacitor circuit and a second switched-capacitor circuit; applying, according to a switching cycle having a switching frequency and a duty cycle, the complementary first control signals, the complementary second control signals, and the third control signals, the switching cycle including the first timing phase and the second timing phase; generating a series of pulses by the first switching converter circuit, the second switching converter circuit, the first switched-capacitor circuit, and the second switched-capacitor circuit, to at least one LC circuit including at least one capacitor and at least one inductor; adjusting the duty cycle of switching signals to adjust the series of pulses to set an output voltage across an output capacitor; and providing the output voltage across the output capacitor as an output voltage of the dual-phase hybrid converter.
In some aspects, this disclosure is directed to a dual-phase hybrid converter comprising: a first switched-capacitor circuit including a first switching element, a second switching element, and a first capacitor; a first switching converter circuit including a third switching element, a fourth switching element, and a first inductor, wherein the second switching element is coupled with the third switching element; a second switched-capacitor circuit including a fifth switching element, a sixth switching element, and a second capacitor; a second switching converter circuit including a seventh switching element, an eighth switching element, and a second inductor; wherein the sixth switching element is coupled with the seventh switching element; and a control circuit to control operation of the first switching converter circuit using a first timing phase and control operation of the second switching converter circuit using a second timing phase, the control circuit to: generate complementary first control signals to turn ON and OFF switching elements of the first switching converter circuit; generate complementary second control signals to turn ON and OFF switching elements of the second switching converter circuit; and generate, using one of the complementary first control signals and one of the complementary second control signals, third control signals to turn ON and OFF switching elements of a first switched-capacitor circuit and a second switched-capacitor circuit.
In the drawings, which are not necessarily drawn to scale, like numerals may describe similar components in different views. Like numerals having different letter suffixes may represent different instances of similar components. The drawings illustrate generally, by way of example, but not by way of limitation, various embodiments discussed in the present document.
This disclosure describes a dual-phase hybrid DC-DC converter circuit topology (also referred to as a “dual-phase hybrid converter” in this disclosure) using a switched-capacitor technique. The dual-phase hybrid converter of this disclosure can reduce the volt-seconds on the inductors of the converter, which can allow for a reduction in the size of the inductors. In addition, the dual-phase hybrid converter can utilize inductors as current sources to charge and discharge the flying capacitors (similar to ideal lossless charge transfer), which can reduce the size of the mid capacitor and increase solution density. Because charging and discharging are performed by inductors, the dual-phase hybrid converter of this disclosure can eliminate the capacitor-to-capacitor charge transfer. As such, the dual-phase hybrid converter does not need high capacitance to achieve high efficiency operation, which can further increase solution density. Finally, by using an inventive gate driving technique, the dual-phase hybrid converter can operate at a higher duty cycle than other approaches.
The term “converter,” as used in this disclosure, includes but is not limited to any one of, or any combination of “regulator,” “DC regulator,” “voltage regulator,” “DC voltage regulator,” “DC-DC converter,” “DC converter” and “converter,” and includes, but is not limited to, the plain meaning of any one or more of these terms.
In the example shown in
The dual-phase hybrid converter 100 can provide regulation using at least one switched-capacitor circuit with at least one switching converter circuit, and thus is a hybrid converter. For example, the first half power stage P1 can include a first switched-converter circuit and a first switching converter circuit. The first switched-converter circuit can include the first switching element Q1, the second switching element Q2, and the first flying capacitor Cfly1, and a first switching converter circuit that includes the third switching element Q3, the fourth switching element Q4, and the first inductor L1. As seen in
Similarly, the second half power stage P2 can include a second switched-converter circuit and a second switching converter circuit. The second switched-converter circuit can include the fifth switching element Q5, the sixth switching element Q6, and the second flying capacitor Cfly2, and a second switching converter circuit that includes the seventh switching element Q7, the eighth switching element Q8, and the second inductor L2. The sixth switching element Q6 is coupled in series with the seventh switching element Q7.
As seen in
The dual-phase hybrid converter 100 can receive an input voltage VIN from an input terminal and provide an output voltage VO to an output terminal that is connected to an output capacitor COUT. In some examples, the output terminal of the dual-phase hybrid converter 100 can be coupled to any desired load. The dual-phase hybrid converter 100 can operate with a duty cycle “D” that changes in relation to a ratio of 2VO/VIN (duty cycle=D=2VO/VIN).
A control circuit 102 can output control signals to the corresponding control nodes of the switching elements, such as to the gate terminals of transistors, of the dual-phase hybrid converter 100. The control circuit 102 can include logic circuitry to generate control signals A, A′, B, B′, C, and D. The controls signals can be square wave signals, for example. In some examples, the control circuit 102 can control the frequency and duty cycle of the control signals.
In some examples, the control circuit 102 can include a pulse-width modulation (PWM) controller that generates PWM signals to power stages P1, P2 to turn the switching elements Q1-Q8 ON or OFF according to a switching frequency and/or duty cycle. The control circuit 102 can include an input/output (I/O) interface and can be programmed (e.g., before start-up of the converter) with a switching frequency and/or duty cycle, for example, by way of the interface.
As shown in
An example of logic circuitry to generate control signals C and D is shown and described with respect to
As described in detail below, the control circuit 102 can control operation of the first switching converter circuit (Q3, Q4, L1) using a first timing phase (ϕ1) and control operation of the second switching converter circuit (Q7, Q8, L2) using a second timing phase (ϕ2). As such, the hybrid converter 100 of
In some examples, the dual-phase hybrid converter circuit 100 can include a first capacitor Cmid1 coupled between a first node MID1 between the second switching element Q2 and the third switching element Q3 and a reference voltage node, such as a ground node. Similarly, the dual-phase hybrid converter circuit 100 can include a second capacitor Cmid2 coupled between a second node MID2 between the sixth switching element Q6 and the seventh switching element Q7 and the reference voltage node.
Including the first capacitor Cmid1 and the second capacitor Cmid2 can be advantageous. For example, the capacitors Cmid1, Cmid2 can reduce the parasitic inductance from a long hot loop in the design. Shortening the hot loop and reducing the parasitic inductance can also reduce ringing at high frequencies. In addition, the inclusion of the capacitors Cmid1, Cmid2 can ensure that the voltage stress of switching elements Q2, Q3, Q6, and Q7 is Vin/2.
As mentioned above, the flying capacitors Cfly1 and Cfly2 can be cross-coupled. By cross-coupling the flying capacitors, a voltage does not need to be shared between the two power stages P1, P2. That is, the first node MID1 between the second switching element Q2 and the third switching element Q3 and the second node MID2 between the sixth switching element Q6 and the seventh switching element Q7 do not need to be connected. By eliminating the connection, the efficiency of the dual-phase hybrid converter 100 can be increased because there is no DC current flowing back and forth between the two power stages P1, P2.
In this manner, the control logic circuitry of
Similarly, the control logic circuitry of
In some examples, the first and second AND gates 104, 106 can form part of the control circuit 102 of
In some non-limiting examples, the control signals A and B can be 180 degrees out of phase, such as by setting the time between a rising edge of a logic high of the A control signal and a rising edge of a logic high of the B control signal at half the switching period, or TSW/2.
The control circuit, such as the control circuit 102 of
The control circuit can then adjust the duty cycle of the switching signals, specifically control signals A and B, to adjust the series of pulses to set an output voltage across an output capacitor at a predefined and essentially constant amplitude. The dual-phase hybrid converter can then provide the output voltage across the output capacitor COUT as an output voltage of the dual-phase hybrid converter. If the output capacitor COUT is part of the LC circuit, such as in
In some non-limiting examples, the control signals A and B can be 180 degrees out of phase, such as by setting the time between a rising edge of a logic high of the A control signal and a rising edge of a logic high of the B control signal at half the switching period, or TSW/2.
Once the third operating phase is complete, the operation cycles back to the second operating phase of
When the switching element Q1 turns ON, the inductor L2 is charged through the capacitor Cfly2. Similarly, when the switching element Q5 turns ON, the inductor L1 is charged through the capacitor Cfly1. The first timing phase ϕ1 is represented by D*TSW and the second timing phase ϕ2 is also represented by (D*TSW) in the second operating phase of
Once the third operating phase is complete, the operation cycles back to the second operating phase of
The network circuit 202 can include at least one of an electrical short (e.g., a low impedance element that directly connects the two nodes), a resistive element, a capacitive element, or an inductive element. For example, the network circuit 202 can include a resistor, a capacitor, or an inductor. As another example, the network circuit 202 can include a resistor and a capacitor, a resistor and an inductor, or a capacitor and an inductor. As another example, the network circuit 202 can include a resistor, a capacitor, and an inductor.
Including a network circuit can be advantageous if during a transient there is a mismatch between the two flying capacitors. In addition, if there is a difference in voltage between the two flying capacitors, the network circuit can match it.
Once the fourth operating phase is complete, the operation cycles back to the first operating phase of
Each of the non-limiting aspects or examples described herein may stand on its own, or may be combined in various permutations or combinations with one or more of the other examples.
The above detailed description includes references to the accompanying drawings, which form a part of the detailed description. The drawings show, by way of illustration, specific embodiments in which the invention may be practiced. These embodiments are also referred to herein as “examples.” Such examples may include elements in addition to those shown or described. However, the present inventors also contemplate examples in which only those elements shown or described are provided. Moreover, the present inventors also contemplate examples using any combination or permutation of those elements shown or described (or one or more aspects thereof), either with respect to a particular example (or one or more aspects thereof), or with respect to other examples (or one or more aspects thereof) shown or described herein.
In the event of inconsistent usages between this document and any documents so incorporated by reference, the usage in this document controls.
In this document, the terms “a” or “an” are used, as is common in patent documents, to include one or more than one, independent of any other instances or usages of “at least one” or “one or more,” In this document, the term “or” is used to refer to a nonexclusive or, such that “A or B” includes “A but not B,” “B but not A,” and “A and B,” unless otherwise indicated. In this document, the terms “including” and “in which” are used as the plain-English equivalents of the respective terms “comprising” and “wherein.” Also, in the following aspects, the terms “including” and “comprising” are open-ended, that is, a system, device, article, composition, formulation, or process that includes elements in addition to those listed after such a term in a aspect are still deemed to fall within the scope of that aspect. Moreover, in the following aspects, the terms “first,” “second,” and “third,” etc. are used merely as labels, and are not intended to impose numerical requirements on their objects.
Method examples described herein may be machine or computer-implemented at least in part. Some examples may include a computer-readable medium or machine-readable medium encoded with instructions operable to configure an electronic device to perform methods as described in the above examples. An implementation of such methods may include code, such as microcode, assembly language code, a higher-level language code, or the like. Such code may include computer readable instructions for performing various methods. The code may form portions of computer program products. Further, in an example, the code may be tangibly stored on one or more volatile, non-transitory, or non-volatile tangible computer-readable media, such as during execution or at other times. Examples of these tangible computer-readable media may include, but are not limited to, hard disks, removable magnetic disks, removable optical disks (e.g., compact discs and digital video discs), magnetic cassettes, memory cards or sticks, random access memories (RAM), read only memories (ROMs), and the like.
The above description is intended to be illustrative, and not restrictive. For example, the above-described examples (or one or more aspects thereof) may be used in combination with each other. Other embodiments may be used, such as by one of ordinary skill in the art upon reviewing the above description. The Abstract is provided to comply with 37 C.F.R. § 1.72(b), to allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the aspects. Also, in the above Detailed Description, various features may be grouped together to streamline the disclosure. This should not be interpreted as intending that an unclaimed disclosed feature is essential to any aspect. Rather, inventive subject matter may lie in less than all features of a particular disclosed embodiment. Thus, the following aspects are hereby incorporated into the Detailed Description as examples or embodiments, with each aspect standing on its own as a separate embodiment, and it is contemplated that such embodiments may be combined with each other in various combinations or permutations. The scope of the invention should be determined with reference to the appended aspects, along with the full scope of equivalents to which such aspects are entitled.
Number | Name | Date | Kind |
---|---|---|---|
6903536 | Yang | Jun 2005 | B2 |
7230405 | Jang et al. | Jun 2007 | B2 |
7733072 | Kanakubo | Jun 2010 | B2 |
7746041 | Xu et al. | Jun 2010 | B2 |
7782027 | Williams | Aug 2010 | B2 |
7952337 | Gurcan | May 2011 | B2 |
7969129 | Kudo | Jun 2011 | B2 |
8854019 | Levesque et al. | Oct 2014 | B1 |
9024600 | Wiktor et al. | May 2015 | B2 |
9136756 | Liu | Sep 2015 | B2 |
9295116 | Sanders et al. | Mar 2016 | B2 |
9362832 | Karlsson et al. | Jun 2016 | B2 |
9484799 | Zhang et al. | Nov 2016 | B2 |
9600062 | Kumar | Mar 2017 | B2 |
9653996 | Parto et al. | May 2017 | B2 |
9793794 | Stauth et al. | Oct 2017 | B2 |
9966842 | Jiang | May 2018 | B1 |
10063147 | Hoyerby | Aug 2018 | B2 |
10075073 | Guan et al. | Sep 2018 | B2 |
10498236 | Liu et al. | Dec 2019 | B2 |
10505445 | Oh | Dec 2019 | B2 |
10541623 | Michal | Jan 2020 | B1 |
10547241 | Li | Jan 2020 | B1 |
10601324 | Kudva | Mar 2020 | B1 |
10615697 | Ferrari et al. | Apr 2020 | B1 |
10698430 | Thenus et al. | Jun 2020 | B2 |
10756624 | Mauri | Aug 2020 | B2 |
10833661 | Archibald et al. | Nov 2020 | B1 |
20060103364 | Adragna et al. | May 2006 | A1 |
20080247194 | Ying | Oct 2008 | A1 |
20140346962 | Sanders et al. | Nov 2014 | A1 |
20150062108 | Archibald | Mar 2015 | A1 |
20160336855 | Ozanoglu et al. | Nov 2016 | A1 |
20170085183 | Notsch | Mar 2017 | A1 |
20170201177 | Kesarwani et al. | Jul 2017 | A1 |
20180294717 | Zhang et al. | Oct 2018 | A1 |
20190348913 | Zhang et al. | Nov 2019 | A1 |
20200091817 | Teplechuk et al. | Mar 2020 | A1 |
20200212795 | Das | Jul 2020 | A1 |
20200259418 | Higaki et al. | Aug 2020 | A1 |
20200321860 | Amin et al. | Oct 2020 | A1 |
20210083573 | Yen et al. | Mar 2021 | A1 |
20210184586 | Jin et al. | Jun 2021 | A1 |
20220029540 | Zhang et al. | Jan 2022 | A1 |
20220231601 | Jong et al. | Jul 2022 | A1 |
20220231618 | Yan et al. | Jul 2022 | A1 |
Number | Date | Country |
---|---|---|
103280974 | Sep 2015 | CN |
108462394 | Aug 2018 | CN |
108574411 | Sep 2018 | CN |
109004832 | Dec 2018 | CN |
109728718 | May 2019 | CN |
110224599 | Sep 2019 | CN |
110545039 | Dec 2019 | CN |
110581667 | Dec 2019 | CN |
110649814 | Jan 2020 | CN |
114825911 | Jul 2022 | CN |
114825926 | Jul 2022 | CN |
3734825 | Nov 2020 | EP |
2996698 | Apr 2014 | FR |
5937442 | May 2016 | JP |
6394030 | Sep 2018 | JP |
101710537 | Mar 2017 | KR |
200608678 | Mar 2006 | TW |
201810908 | Mar 2018 | TW |
WO-2020112207 | Jun 2020 | WO |
Entry |
---|
“LTC7821: Hybrid Step-Down Synchronous Controller”, Analog Devices Data Sheet, (Apr. 2018), 36 pgs. |
Carvalho, Samuel da Silva, “Digital PWM for Multi-Level Flying Capacitor Converters with Improved Output Resolution and Flying Capacitor Voltage Controller Stability”, IEEE 19th Workshop on Control and Modeling for Power Electronics (COMPEL), (2018), 7 pgs. |
Lang, Bastian, “Solving the Power Density Challenge”, Bodo's Power Systems, (Mar. 2020), 2 pgs. |
Seo, Gabu-Su, “A 95%-Efficient 48V-to-1V 10A VRM Hybrid Converter Using Interleaved Dual Inductors”, 2018 IEEE Energy Conversion Congress and Exposition (ECCE), pp. 3825-3830, (Oct. 7, 2018), 6 pgs. |
“U.S. Appl. No. 17/248,289, Non Final Office Action dated Jun. 9, 2022”, 14 pgs. |
“European Application Serial No. 21215788.7, Extended European Search Report dated Jun. 7, 2022”, 11 pgs. |
Halamicek, Michael, et al., “Cross-Coupled Series-Capacitor Quadruple Step-Down Buck Converter”, IEEE Applied Power Electronics Conference and Exposition (APEC), IEEE, (Mar. 15, 2020), 1-6. |
Li, Cheng, et al., “A Novel Hybrid 4:1 Step Down Converter Using an Autotransformer with DC Winding Current”, IEEE Energy Conversion Congress and Exposition (ECCE), IEEE, (Oct. 11, 2020), 173-180. |
Wang, Chuang, et al., “A Two-Phase Three-Level Buck DC-DC Converter With X-Connected Flying Capacitors for Current Balancing”, IEEE Solid-State Circuits Letters, IEEE, vol. 3, (Sep. 22, 2020), 442-445. |
Amin, Sally Safwat, et al., “A Fully Integrated Li-Ion-Compatible Hybrid Four-Level DC-DC Converter in 28-nm FDSOI”, IEEE Journal of Solid-Slate Circuits, 54(3), (Mar. 2019), 720-732. |
Carvalho, Samuel de Silva, et al., “A Low-Volume Multi-Phase Interleaved Dc-Dc Converter for High Step-Down Applications with Auto-Balancing of Phase Currents”, IEEE Applied Power Electronics Conference and Exposition (APEC), (2017), 142-148. |
Lei, Yutian, et al., “An Analytical Method to Evaluate Flying Capacitor Multilevel Converters and Hybrid Switched-Capacitor Converters for Large Voltage Conversion Ratios”, IEEE 16th Workshop on Control and Modeling for Power Electronics (COMPEL), (2015), 7 pgs. |
Saggini, Stefano, et al., “A 99 Percent Efficient Dual-Phase Resonant Switched-Capacitor-Buck Converter for 48 V Data Center Bus Conversions”, IEEE Applied Power Electronics Conference and Exposition (APEC), (2019), 482-487. |
“U.S. Appl. No. 17/248,289, Notice of Allowance dated Sep. 21, 2022”, 11 pgs. |
“U.S. Appl. No. 17/248,289, Response filed Sep. 6, 2022 to Non Final Office Action dated Jun. 9, 2022”, 10 pgs. |
“U.S. Appl. No. 17/375,830, Non Final Office Action dated Jul. 21, 2022”, 28 pgs. |
“European Application Serial No. 21215787.9, Extended European Search Report dated Jun. 9, 2022”, 8 pgs. |
“Taiwanese Application Serial No. 111101218, Office Action dated Sep. 5, 2022”, W/O English Translation, 9 pgs. |
“U.S. Appl. No. 17/375,830, Final Office Action dated Oct. 31, 2022”, 27 pgs. |
“U.S. Appl. No. 17/248,289, Supplemental Notice of Allowability dated Oct. 13, 2022”, 3 pgs. |
“U.S. Appl. No. 17/375,830, Response filed Oct. 18, 2022 to Non Final Office Action dated Jul. 21, 2022”, 18 pgs. |
“European Application Serial No. 21215788.7, Response filed Jan. 5, 2023 to Extended European Search Report dated Jun. 7, 2022”, 19 pgs. |
“U.S. Appl. No. 17/248,289, Supplemental Notice of Allowability dated Nov. 23, 2022”, 3 pgs. |
“U.S. Appl. No. 17/375,830, Advisory Action dated Nov. 28, 2022”, 2 pgs. |
“U.S. Appl. No. 17/375,830, Response filed Nov. 14, 2022 to Final Office Action dated Oct. 31, 2022”, 12 pgs. |
“U.S. Appl. No. 17/375,830, Response filed Dec. 20, 2022 to Advisory Action dated Nov. 28, 2022”, 12 pgs. |
“European Application Serial No. 21215787.9, Response filed Dec. 14, 2022 to Extended European Search Report dated Jun. 9, 2022”, 18 pgs. |
“Taiwanese Application Serial No. 111101219, Office Action dated Nov. 2, 2022”, W/O English Translation, 5 pgs. |
Number | Date | Country | |
---|---|---|---|
20220231600 A1 | Jul 2022 | US |