Dynamic clock period modulation scheme for variable charge pump load currents

Abstract

A charge pump is connected to receive a supply voltage and a clock signal and generate an output voltage. The charge pump is connected to the supply voltage through a transistor whose gate voltage is set by a regulation voltage determined by feedback from the output voltage. The current supplied to the charge pump through this transistor is mirrored in a section that generates the clock signal, where the mirrored current is used by a current controller oscillator. This allows the pump's clock frequency to linearly track the load current, improving the pump's efficiency.

Description

BACKGROUND

This following pertains generally to the field of charge pumps and more particularly to techniques for regulating charge pumps.

Charge pumps use a combination of switches and capacitors to provide a DC output voltage higher or lower than its DC input voltage. To generate the required output, transfer of charge from input to output happens through Capacitors and switches. During one clock half cycle, the charging half cycle, the capacitor couples in parallel to the input so as to charge up to the input voltage. During a second half cycle, the boost half cycle, the charged capacitor's bottom plate is boosted with the input voltage so as to provide an output voltage twice the level of the input voltage. This process is illustrated in FIGS. 1A and 1B. In FIG. 1A, the capacitor 5 is arranged in parallel with the input voltage V_IN to illustrate the charging half cycle. In FIG. 1B, the charged capacitor 5 is arranged in series with the input voltage to illustrate the transfer half cycle. As seen in FIG. 1B, the positive terminal of the charged capacitor 5 will thus be 2*V_IN with respect to ground.

Charge pumps are used in many contexts. For example, they are used as peripheral circuits on flash and other non-volatile memories to generate many of the needed operating voltages, such as sensing, programming or erase voltages, from a lower power supply voltage. A number of charge pump designs, such as conventional Dickson-type pumps, are know in the art. But given the common reliance upon charge pumps, there is an on going need for improvements in pump design, particularly with respect to trying to save on current consumption and reduce the amount ripple in the output of the pump.

SUMMARY

A charge pump circuit system includes a charge pump circuit, connected to receive a clock signal and a supply voltage and generate from them an output voltage at an output node of the charge pump system, and regulation circuitry. The regulation circuitry includes a feedback circuit, connected to receive the output voltage and generate from it a regulation voltage, a first transistor, that has a gate connected to receive the regulation voltage and through which the charge pump circuit is connected to the supply voltage, and a clock circuit. The clock circuit includes: a current mirroring element connected to receive the regulation voltage and generate from it a first current having a level proportional to a current supplied to the charge pump circuit by the first transistor; and a current controlled oscillator connected to receive the first current and generate from it the clock signal, wherein the frequency of the clock signal is dependent upon the level of the first current.

A method of generating a regulated output voltage includes receiving a clock signal and a supply voltage at a charge pump circuit, and generating by the charge pump circuit of the output voltage from the clock signal and the supply voltage. A feedback circuit receives the output voltage and generates a regulation voltage from the output voltage. The regulation voltage is applied at a control gate of a first transistor through which the charge pump is connected to receive the supply voltage. A current supplied to the charge pump circuit by the first transistor is mirrored to generate a first current having a level proportional to the current supplied to the charge pump circuit by the first transistor. A current controlled oscillator receives the first current and generating from it the clock signal, where the frequency of the clock signal is dependent upon the level of the first current.

Various aspects, advantages, features and embodiments are included in the following description of exemplary examples thereof, which description should be taken in conjunction with the accompanying drawings. All patents, patent applications, articles, other publications, documents and things referenced herein are hereby incorporated herein by this reference in their entirety for all purposes. To the extent of any inconsistency or conflict in the definition or use of terms between any of the incorporated publications, documents or things and the present application, those of the present application shall prevail.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A is a simplified circuit diagram of the charging half cycle in a generic charge pump.

FIG. 1B is a simplified circuit diagram of the transfer half cycle in a generic charge pump.

FIG. 2 is a top-level block diagram for a regulated charge pump.

FIG. 3 is a schematic representation of a non-volatile memory system, in which charge pumps are commonly used.

FIGS. 4A and 4B illustrate in more detail the operation of a charge pump system used a fixed clock frequency.

FIGS. 5A and 5B are a schematic representation of an exemplary embodiment of a charge pump system and a corresponding set of waveforms.

FIGS. 6A and 6B are a schematic representation of an alternate embodiment of a charge pump system and a corresponding set of waveforms.

FIGS. 7A and 7B respectively illustrate the frequency vs. load current and efficiency vs. load current of different charge pump clocking schemes.

DETAILED DESCRIPTION

The techniques presented here are widely applicable to various charge pump designs to reduce overall power consumption for charge pump system and for reducing switching current. As noted in the Background, non-volatile memory systems often are designed for use with relative low voltage power supplies, but need higher voltage levels to perform various read, write and erase operations. For example, with NAND Memory applications, such as for 2D NAND or 3D devices such as of the BiCS type, elements such bit line drivers and various op-amps use higher (2×-3×) than the given supply voltage. These voltages are generated by the charge pump circuitry on the memory chips that can be the major power consuming circuitry on the circuit. Furthermore these pumps are typically designed to operate at the single clock frequency at which the pump performance meets the worst case load conditions. This will result in high switching and high switching current at the lower loads. The techniques presented here can help to minimize the pump switching frequency according to the load current requirement, consequently minimizing the corresponding switching current. Although the following discussion is often given in the context of using a charge pump for a memory system, the techniques described are more generally applicable to other circuits where boosted voltage levels are needed (i.e. charge pumps having large capacitive loads and small load current requirement).

FIG. 2 is a top-level block diagram of a typical charge pump using an output voltage based regulation scheme. As shown in FIG. 2, the pump 201 has as inputs a clock signal and a voltage Vreg and provides an output Vout. The clock generation circuit is not explicitly shown in FIG. 2, although it may be considered part of the charge pump system in some embodiments or taken as an external input. The high (Vdd) and low (ground) connections are also not explicitly shown. The voltage Vreg is provided by the regulator 203, which has as inputs a reference voltage Vref from an external voltage source and the output voltage Vout. The regulator block 203 generates feedback control signal Vreg such that the desired value of Vout can be obtained. The pump section 201 may have any of various designs for charge pumps, including charge doubler-type circuits with cross-coupled elements as well as the Dickson-type pumps. (A charge pump is typically taken to refer to both the pump portion 201 and the regulator 203, when a regulator is included, although in some usages “charge pump” refers to just the pump section 201. In the following, the terminology “charge pump system” will often be used to describe pump itself as well as any regulation circuitry or other associated elements).

FIG. 3 illustrates schematically the main hardware components of a memory system that includes an integrated non-volatile memory circuit such as that on which a charge pump might be used as a peripheral element for generating needed operating voltages. The memory system 90 typically operates with a host 80 through a host interface. The memory system may be in the form of a removable memory such as a memory card, or may be in the form of an embedded memory system. The memory system 90 includes a memory 102 whose operations are controlled by a controller 100. The memory 102 comprises one or more array of non-volatile memory cells distributed over one or more integrated circuit chip, which can include one or more charge pumps 104 as peripheral element to provide various voltages for read, write or erase operations (schematically represented as VR, VP, VE) that need values boosted above the on-ship supply level. The controller 100 may include interface circuits 110, a processor 120, ROM (read-only-memory) 122, RAM (random access memory) 130, programmable nonvolatile memory 124, and additional components. The controller is typically formed as an ASIC (application specific integrated circuit) and the components included in such an ASIC generally depend on the particular application.

With respect to the memory section 102, semiconductor memory devices include volatile memory devices, such as dynamic random access memory (“DRAM”) or static random access memory (“SRAM”) devices, non-volatile memory devices, such as resistive random access memory (“ReRAM”), electrically erasable programmable read only memory (“EEPROM”), flash memory (which can also be considered a subset of EEPROM), ferroelectric random access memory (“FRAM”), and magnetoresistive random access memory (“MRAM”), and other semiconductor elements capable of storing information. Each type of memory device may have different configurations. For example, flash memory devices may be configured in a NAND or a NOR configuration.

The memory devices can be formed from passive and/or active elements, in any combinations. By way of non-limiting example, passive semiconductor memory elements include ReRAM device elements, which in some embodiments include a resistivity switching storage element, such as an anti-fuse, phase change material, etc., and optionally a steering element, such as a diode, etc. Further by way of non-limiting example, active semiconductor memory elements include EEPROM and flash memory device elements, which in some embodiments include elements containing a charge storage region, such as a floating gate, conductive nanoparticles, or a charge storage dielectric material.

Multiple memory elements may be configured so that they are connected in series or so that each element is individually accessible. By way of non-limiting example, flash memory devices in a NAND configuration (NAND memory) typically contain memory elements connected in series. A NAND memory array may be configured so that the array is composed of multiple strings of memory in which a string is composed of multiple memory elements sharing a single bit line and accessed as a group. Alternatively, memory elements may be configured so that each element is individually accessible, e.g., a NOR memory array. NAND and NOR memory configurations are exemplary, and memory elements may be otherwise configured.

The semiconductor memory elements located within and/or over a substrate may be arranged in two or three dimensions, such as a two dimensional memory structure or a three dimensional memory structure.

In a two dimensional memory structure, the semiconductor memory elements are arranged in a single plane or a single memory device level. Typically, in a two dimensional memory structure, memory elements are arranged in a plane (e.g., in an x-z direction plane) which extends substantially parallel to a major surface of a substrate that supports the memory elements. The substrate may be a wafer over or in which the layer of the memory elements are formed or it may be a carrier substrate which is attached to the memory elements after they are formed. As a non-limiting example, the substrate may include a semiconductor such as silicon.

The memory elements may be arranged in the single memory device level in an ordered array, such as in a plurality of rows and/or columns. However, the memory elements may be arrayed in non-regular or non-orthogonal configurations. The memory elements may each have two or more electrodes or contact lines, such as bit lines and word lines.

A three dimensional memory array is arranged so that memory elements occupy multiple planes or multiple memory device levels, thereby forming a structure in three dimensions (i.e., in the x, y and z directions, where the y direction is substantially perpendicular and the x and z directions are substantially parallel to the major surface of the substrate).

As a non-limiting example, a three dimensional memory structure may be vertically arranged as a stack of multiple two dimensional memory device levels. As another non-limiting example, a three dimensional memory array may be arranged as multiple vertical columns (e.g., columns extending substantially perpendicular to the major surface of the substrate, i.e., in the y direction) with each column having multiple memory elements in each column. The columns may be arranged in a two dimensional configuration, e.g., in an x-z plane, resulting in a three dimensional arrangement of memory elements with elements on multiple vertically stacked memory planes. Other configurations of memory elements in three dimensions can also constitute a three dimensional memory array.

By way of non-limiting example, in a three dimensional NAND memory array, the memory elements may be coupled together to form a NAND string within a single horizontal (e.g., x-z) memory device levels. Alternatively, the memory elements may be coupled together to form a vertical NAND string that traverses across multiple horizontal memory device levels. Other three dimensional configurations can be envisioned wherein some NAND strings contain memory elements in a single memory level while other strings contain memory elements which span through multiple memory levels. Three dimensional memory arrays may also be designed in a NOR configuration and in a ReRAM configuration.

Typically, in a monolithic three dimensional memory array, one or more memory device levels are formed above a single substrate. Optionally, the monolithic three dimensional memory array may also have one or more memory layers at least partially within the single substrate. As a non-limiting example, the substrate may include a semiconductor such as silicon. In a monolithic three dimensional array, the layers constituting each memory device level of the array are typically formed on the layers of the underlying memory device levels of the array. However, layers of adjacent memory device levels of a monolithic three dimensional memory array may be shared or have intervening layers between memory device levels.

Then again, two dimensional arrays may be formed separately and then packaged together to form a non-monolithic memory device having multiple layers of memory. For example, non-monolithic stacked memories can be constructed by forming memory levels on separate substrates and then stacking the memory levels atop each other. The substrates may be thinned or removed from the memory device levels before stacking, but as the memory device levels are initially formed over separate substrates, the resulting memory arrays are not monolithic three dimensional memory arrays. Further, multiple two dimensional memory arrays or three dimensional memory arrays (monolithic or non-monolithic) may be formed on separate chips and then packaged together to form a stacked-chip memory device.

Associated circuitry is typically required for operation of the memory elements and for communication with the memory elements. As non-limiting examples, memory devices may have circuitry used for controlling and driving memory elements to accomplish functions such as programming and reading. This associated circuitry may be on the same substrate as the memory elements and/or on a separate substrate. For example, a controller for memory read-write operations may be located on a separate controller chip and/or on the same substrate as the memory elements.

It will be recognized that the following is not limited to the two dimensional and three dimensional exemplary structures described but cover all relevant memory structures within the spirit and scope as described herein. More detail on such memory devices and systems is given in U.S. patent application Ser. No. 14/528,711 filed on Oct. 30, 2014.

Returning to the specifics of charge pumps, FIGS. 4A and 4B show an example of a charge pump circuit with corresponding clocking scheme in more detail. In FIG. 4A a charge pump 401 receives a fixed clock signal CLK and generates a voltage VOUT at its output node that can be connected to drive a load represented here as I_LOAD 451. The pump 401 is connected to the VSUP level through a transistor 405 whose gate is connected to receive the regulation level REGL that sets the level SUP seen at the pump and supplies the current, both the current to the load as well as any non-load quiescent current, flowing into the pump. The regulation voltage REGL is the output of operational amplifier 403 that has a first input receiving feedback from the output of the pump and a second input connected to a reference level, such as from a bandgap. In this example, the feedback comes from the node of a voltage divider formed of the resistances 407 and 409 connected in series between the pump's output node and ground, although other dividers (such as those incorporating capacitances) can be used.

To the right of FIG. 4A is some detail of a pump example and FIG. 4B shows some waveforms of a clocking scheme. The pump detail in this example show a single stage voltage doubler, but the pump may have multiple stages that can also be of the Dickson type, four-phase, or other charge pump structures, such as those described in U.S. patent publication number 2015-0091637. The pump capacitors C1415 (C2417) charge with M1411 (M2413) during the ø1 (ø2) phase and deliver the output charge during ø2 (ø1) phase through the M3419 (M4421) transistors. The signals G04 and G40 can be generated from an auxiliary pump supply that is not shown in the detail of FIG. 4A. Since on chip capacitors suffer from high parasitics, each node is associated with significant parasitic capacitance. During the operation of each cycle, these parasitics will be charged and discharged, resulting in higher current ICC being drawn, where this is proportional to the switching frequency.

Due to the high switching current (I_sw) under no load condition and lower load currents, the efficiency of the pump greatly reduces at the lower loads. This is illustrate by equation (1):

$\begin{array}{cc}\mathrm{efficiency}\left(\eta \right)=\frac{\mathrm{Output}\mathrm{Power}}{\mathrm{Input}\mathrm{Power}}=\frac{\mathrm{VOUT}*I_{\mathrm{LOAD}}}{\mathrm{VSUP}*I_{\mathrm{SUP}}}\Rightarrow \frac{\mathrm{VOUT}*I_{\mathrm{LOAD}}}{\mathrm{VSUP}\left(2*I_{\mathrm{LOAD}}+I_{\mathrm{SW}}\right)},& \left(1\right)\end{array}$ where VOUT is output voltage, I_LOAD is the load current, I_SUP is the supply current.

Since the high switching current results in poor efficiency, the following describes the use of a dynamic clock period modulation scheme for variable load currents to reduce the switching current and improve the pump system's efficiency. A charge pump's driving capability is proportional to the frequency of operation, so that as the load decreases the switching frequency can be scaled accordingly to maintain the target output voltage. In approaches based on using the VOUT level of the pump in a voltage controller oscillator (VCO) to set the clock frequency, non-linear characteristics of voltage controlled oscillators result in the clock period not increasing (or frequency not decreasing) linearly with the decrease in load current. Consequently, even though a VCO approach addresses the requirement of a dynamically changing load matching clocking scheme, it fails to maintain the linear relationship between switching frequency and the load requirement.

In the following exemplary embodiments, load current information can be obtained from the REGL signal. This load current information can be used to generate a clock signal whose frequency varies linearly with the load current through use of a linear current controlled oscillator (CCO). A first exemplary implementation to realize this linear current controlled oscillator as shown in FIG. 5A.

To the left of FIG. 5A, the elements are as in FIG. 4A and similarly numbered, but rather than a fixed CLK signal, the section 520, to the right, generates the CLK signal. With REGL signal, the current supplied though M1505 is mirrored to the M2 pmos transistor 521, which is used to charge/discharge the capacitor C_CCO 541. As the CCO section is used to generate the clock CLK with a desired frequency operating range (unlike the case of pump where it has to deliver the load), the mirror ratio need not to be 1:1 and a fraction of it should be sufficient enough to generate the required range and as indicated by the notation “M:1”. This fractional mirroring allows the current through M2521 to be a fraction 1/M of that through M1505, allowing the clock CLK to track the current into the charge pump 501 while consuming relatively a small current for itself.

The transistors 531 and 537 are used respectively to charge and discharge the capacitor C_CCO 541 and have their gate voltages set by way of the intermediate mirroring circuitry including the diode connected transistor 525, through which M2521 is connected to ground, the transistor 529, whose gate is commonly connected with those of 525 and 537, and the diode connected pmos 527, through which 529 is connected to VSUP and whose gate is commonly connected with transistor 531. The top plate of C_CCO 541 is connected alternately through 531 to VSUP by switch 533 and ground through 537 by switch 535 based upon the phase of CLK, so that the voltage across the capacitor (VC) linearly charges/discharges with time depending on the clock phase. As VC goes beyond V_H, comparator 543 will reset SR latch 547 to discharge mode. As soon as VC goes less than V_L, comparator 545 will set the SR latch 547 to the charging mode. FIG. 5B shows the voltage across the capacitor and the generated CLK.

The I_MIN from the current source 523 in parallel with M2521 is a current to maintain a minimum frequency for CLK to meet VOUT ripple specification. As noted, the “M:1” is to represent that M is the current mirror ratio between M2521 and M1505 as the current through M2 only is being used to determine CLK, whereas the current through M1 needs to large enough to meet the needs of the charge pump driving the load along with any quiescent current. With the CCO section 520, the transistors are all similarly sized (“1:1”) to the current through M2521 combined with I_MIN, although other ratios can be used. The V_H and V_L levels are generated separately from regulation circuitry that is not shown in FIG. 5A.

An alternate embodiment to realize the linear CCO as shown in FIG. 6A and corresponding waveforms are shown in FIG. 6B. In FIG. 6A at left, the elements are as before and similarly numbered. To the right, the CCO section again has a set/reset latch 647, but the set and reset signals are generated in two different subsections. The set signal (SB) is from a comparator “643-a” which compares the level VC1 on capacitor C_CCO 641-a with a reference level V_REF (which, depending on the embodiment, would or would not be same as the reference voltage used for the op-amp 503). The current through M1605 is mirrored (at a M:1 ratio) in M2621-a in parallel with the current source 623-a to charge the node VC1, which is charged/discharged by the switches 633-a/635-a based on the phase of the signal CLK. The reset signal (RB) is generated similarly, based on the level VC2 switched according the inverted version of the clock signal CLKB. In FIG. 6B, the time taken to charge the capacitor from 0 to V_REF is T_charge, while the discharge time from V_REF to 0 is T_discharge.

Referring back to FIGS. 5A and 5B,

$\begin{array}{cc}{T}_{\mathrm{Charge}}=T_{\mathrm{Discharge}}=\frac{C*\mathrm{dV}}{I}=\frac{C*\left(V_H-V_L\right)}{I_{\mathrm{LOAD}}\text{/}M}=\frac{M*C*\left(V_H-V_L\right)}{I_{\mathrm{LOAD}}},& \left(2\right)\end{array}$ with a similar expression for FIGS. 6A and 6B for the high (i.e., V_H=VREF) and low values (i.e., V_L=0) of VC1 and VC2.

$\begin{array}{cc}\mathrm{From}\mathrm{eq}.2,f=\frac{1}{T_{\mathrm{Charge}}+T_{\mathrm{Discharge}}}=\frac{I_{\mathrm{LOAD}}}{2M*C*\left(V_H-V_L\right)}\Rightarrow f\alpha I_{\mathrm{LOAD}},& \left(3\right)\end{array}$ Due to the linear relationship between the switching frequency and load current, the switching current will vary with load current linearly:I_SWαfαI_LOAD=I_SW=kI_LOAD where k is const  (4).The efficiency η is the ratio of output power to input power:

$\begin{array}{cc}\mathrm{From}\mathrm{eq}.4,\eta =\frac{\mathrm{VOUT}*I_{\mathrm{LOAD}}}{\mathrm{VSUP}\left(2*I_{\mathrm{LOAD}}+I_{\mathrm{SW}}\right)}=\frac{\mathrm{VOUT}*I_{\mathrm{LOAD}}}{\mathrm{VSUP}\left(2*I_{\mathrm{LOAD}}+{\mathrm{kI}}_{\mathrm{LOAD}}\right)}\Rightarrow \eta =\frac{\mathrm{VOUT}}{\mathrm{VSUP}\left(2+k\right)}.& \left(5\right)\end{array}$

FIGS. 7A and 7B are respectively plots of frequency vs. load current and efficiency vs. load current. In FIG. 7A, 701 corresponds to a fixed clock arrangement (as in FIGS. 4A and 4B), 703 corresponds to the typically non-linear clocking scheme when a voltage controlled oscillator (VCO) is used to generate the clock signal, and 705 corresponds to the linear behavior presented by the sort of arrangement in FIGS. 5A, 5B, 6A, 6B. In the efficiency vs. load current of FIG. 7B, 711 corresponds to a fixed clock arrangement (as in FIGS. 4A and 4B), 713 corresponds to the typically non-linear clocking scheme when a voltage controlled oscillator (VCO) is used to generate the clock signal, and 715 corresponds to the linear behavior presented by the sort of arrangement in FIGS. 5A, 5B, 6A, 6B.

In fixed clock frequency arrangement, the pump is designed to support worst case current loading, which sets the switching frequency to maximum and results in higher ICC, and hence lower efficiency at lower load currents. As the load increases, output power will increase, resulting in increased in efficiency with increased load current.

With a non-linear frequency relationship such as represented by 703, the frequency will start at somewhat lower frequencies compared to the single frequency case and reach the maximum frequency at the high current loadings. This results high switching frequencies at the lower loads resulting poor efficiency.

With linear frequency relationship, the efficiency will largely be fixed for loads above I_MIN. The efficiency is independent of the load variation and set to a maximum (as shown in eq.5) even at lower load conditions.

Consequently, the use of a linear charge coupled oscillator (CCO) to dynamically modulate the charge pump's clock period based on the variable charge pump load current can significantly improve operation as this helps to minimize the switching frequency in a way that is not possible with non-linear oscillators. This will result in minimizing switching current and improved efficiency. With a linear CCO, the efficiency will be optimized across the range of load currents, whereas the trimming of non-linear oscillators results poor accuracy due to supply change. In a linear oscillator, the trimming can be done at maximum load by changing the current mirror ratio (the width of M1505 to M2521 in FIG. 5A or the width of M1605 to M2621-a/621-b of FIG. 6A) without losing accuracy.

The foregoing detailed description has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the above to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. The described examples were chosen in order to explain the principals involved and its practical application, to thereby enable others to best utilize the various embodiments and with various modifications as are suited to the particular use contemplated. It is intended that the scope be defined by the claims appended hereto.

Claims

1. A charge pump system, comprising: a charge pump configured to generate an output voltage potential at an output node by use of a clock signal and a supply current; anda clock circuit configured to produce the clock signal for the charge pump, the clock circuit comprising: a current mirroring element configured to generate a first current having a magnitude that is substantially a fraction of a magnitude of the supply current to the charge pump, anda current controlled oscillator configured to produce the clock signal for the charge pump based on the magnitude of the first current such that a frequency of the clock signal varies with the magnitude of the supply current to the charge pump.

2. The charge pump system of claim 1, wherein the current controlled oscillator is configured to vary the frequency of the clock signal substantially linearly with the magnitude of the first current.

3. The charge pump system of claim 1, wherein the current mirroring element includes a first transistor connected between a supply voltage and ground, having a gate connected to receive a regulation voltage, wherein the regulation voltage corresponds to the output voltage potential, and wherein the current controlled oscillator includes: a current source connected in parallel with the first transistor to provide a second current;a capacitor;switching circuitry connected to receive the clock signal and, based on the clock signal, alternately connect the capacitor to charge and discharge at a rate based on the combined first and second currents;a comparison circuit connected to the capacitor, a first reference voltage, and a second reference voltage, wherein the comparison circuit generates set and reset signals based on a voltage level on the capacitor relative to the first and second reference voltages; anda latch connected to receive the set and reset signals and generate the clock signal therefrom.

4. The charge pump system of claim 3, wherein the current controlled oscillator further comprises intermediate mirroring circuitry connected to the switching circuitry and through which the first transistor and the current source are connected to ground.

5. The charge pump system of claim 3, further comprising: a feedback circuit configured to generate the regulation voltage from the output voltage potential; anda regulation transistor connected between the supply voltage and the charge pump, wherein a gate of the regulation transistor receives the regulation voltage, and wherein the first transistor is sized smaller than the regulation transistor.

6. The charge pump system of claim 1, further comprising regulation circuitry, the regulation circuitry comprising: a feedback circuit configured to generate a regulation voltage potential corresponding to the output voltage potential, wherein the current mirroring element includes first and second transistors each connected between a supply voltage and ground and each having a gate connected to the regulation voltage potential, and wherein the current controlled oscillator includes:a set signal generation section having: a first current source connected in parallel with the first transistor to provide a second current;a first capacitor;first switching circuitry connected to receive the clock signal and, based on the clock signal, alternately connect the first capacitor to charge and discharge at a rate based on the combined first and second currents; anda first comparison circuit connected to the first capacitor and to a reference voltage potential, where the first comparison circuit generates a set signal based on a voltage level on the first capacitor relative to the reference voltage potential; anda reset signal generation section having: a second current source connected in parallel with the second transistor to provide a third current;a second capacitor;second switching circuitry connected to receive an inverted form of the clock signal and, based on the inverted form of the clock signal, alternately connect the second capacitor to charge and discharge at a rate based on the combined first and third currents; anda second comparison circuit connected to the second capacitor and to the reference voltage potential, where the second comparison circuit generates a reset signal based on a voltage level on the second capacitor relative to the reference voltage potential; anda latch connected to receive the set and reset signals and generate the clock signal therefrom.

7. The charge pump system of claim 6, wherein: the supply current flows to the charge pump through a regulation transistor,a gate of the regulation transistor is coupled to the reference voltage potential,the first transistor is sized smaller than the regulation transistor, andthe first and second transistors are similarly sized.

8. The charge pump system of claim 1, further comprising: a feedback circuit configured to generate a reference voltage signal, wherein the feedback circuit comprises: a voltage divider circuit connected between the output node and ground, andan operational amplifier configured to generate the reference voltage signal from a first input connected to a node of the voltage divider circuit, and a second input connected to receive the reference voltage signal; anda regulation transistor connected between a source voltage and the charge pump, wherein a gate of the regulation transistor receives the reference voltage signal.

9. The charge pump system of claim 1, wherein the charge pump comprises a voltage doubler.

10. The charge pump system of claim 1, wherein the charge pump system is formed on a non-volatile memory circuit.

11. The charge pump system of claim 10, wherein the output voltage potential is for use in one or more of a programming operation, an erase operation, and a sensing operation.

12. The charge pump system of claim 10, wherein the non-volatile memory circuit is a monolithic three-dimensional semiconductor memory device having memory cells arranged in multiple physical levels above a silicon substrate and that each include a charge storage medium.

13. A method, comprising: generating an output voltage potential by a charge pump circuit, wherein the charge pump circuit generates the output voltage potential responsive to a pump clock signal and by use of supply current;mirroring the supply current being supplied to the charge pump circuit to generate the output voltage potential, wherein mirroring the supply current comprises generating a first current, the first current having a level configured to be substantially fractional to a level of the supply current being supplied to the charge pump circuit; andgenerating the pump clock signal by use of the first current, wherein generating the pump clock signal comprises adapting a frequency of the pump clock signal based upon the level of the first current such that the frequency of the pump clock signal is dependent upon the level of the supply current being supplied to the charge pump circuit.

14. The method of claim 13, wherein adapting the frequency of the pump clock signal comprises varying the frequency of the pump clock signal linearly with the level of one of the first current and the supply current.

15. The method of claim 13, wherein the supply current is supplied to the charge pump circuit through a first transistor, the method further comprising: producing a regulation signal configured to correspond to the output voltage potential generated by the charge pump circuit;applying the regulation signal to a control gate of the first transistor; andapplying the regulation signal to a control gate of a second transistor, the second transistor configured to mirror the supply current being supplied to the charge pump circuit.

16. The method of claim 13, further comprising: generating a regulation voltage that corresponds to the output voltage potential being generated by the charge pump circuit;wherein the first current is generated by a current mirror element, comprising first and second transistors connected between a supply voltage and ground and each having a gate connected to receive the regulation voltage; andwherein the pump clock signal is generated by a current controlled oscillator comprising:a set signal generation section having: a first current source connected in parallel with the second transistor to provide a second current;a first capacitor;first switching circuitry connected to receive the pump clock signal and, based on the pump clock signal, alternately connect the first capacitor to charge and discharge at a rate based on the combined first and second currents; anda first comparison circuit connected to the first capacitor and to a reference voltage, where the first comparison circuit generates a set signal based on a voltage level on the first capacitor relative to the reference voltage; anda reset signal generation section having: a second current source connected in parallel with the second transistor to provide a third current; a second capacitor;second switching circuitry connected to receive an inverted form of the pump clock signal and, based on the inverted form of the pump clock signal, alternately connect the second capacitor to charge and discharge at a rate based on the combined first and third currents; anda second comparison circuit connected to the second capacitor and to the reference voltage, wherein the second comparison circuit generates a reset signal based on a voltage level on the second capacitor relative to the reference voltage; anda latch connected to receive the set and reset signals and generate the pump clock signal therefrom.

17. The method of claim 13, wherein the supply current is supplied to the charge pump circuit through a first transistor, the method further comprising: generating a regulation voltage signal from the output voltage potential; andapplying the regulation voltage signal to a control gate of a first transistor;wherein the regulation voltage signal is generated by use of a feedback circuit, comprising: a voltage divider circuit connected between an output node of the charge pump circuit and ground; andan operational amplifier configured to output the regulation voltage signal, the operational amplifier having a first input connected to a node of the voltage divider circuit and a second input connected to receive a reference voltage signal.

18. The method of claim 13, wherein the method is performed by a charge pump system formed on a non-volatile memory circuit.

19. The method of claim 18, wherein the non-volatile memory circuit is a monolithic three-dimensional semiconductor memory device having memory cells arranged in multiple physical levels above a silicon substrate and that each include a charge storage medium.

20. A system, comprising: means for mirroring a supply current to a charge pump, the charge pump configured to generate an output voltage potential on an output node by use of the supply current and a clock signal, wherein mirroring the supply current comprises generating a mirrored supply current having a magnitude that is a fraction of a magnitude of the supply current to the charge pump; andmeans for producing the clock signal for the charge pump using the mirrored supply current, wherein a frequency of the clock signal corresponds to the magnitude of the mirrored supply current such that the frequency of the clock signal varies with the magnitude of the supply current to the charge pump.

21. The system of claim 20, wherein the supply current is supplied to the charge pump through a first transistor, and wherein a gate of the first transistor is controlled by a regulation signal, the system further comprising: means for generating the regulation signal, wherein the regulation signal corresponds to the output voltage potential.