The present disclosure relates generally to signal processing in high-speed communication circuits. More particularly, the present invention relates to dynamic control of the transfer function of an error quantization function used in a decision-directed phase or polarization rotation tracking control loop.
In the past few decades, telecommunication networks have seen an ever-increasing demand for bandwidth. Large available bandwidth is a major factor in the increasing popularity of high-speed optical communication systems—whether for transferring data chip-to-chip or between Wide Area Network (WAN) fiber-optic links. For example, optical transceivers designed for short-distance (e.g., a few hundred meters) interconnects over optical fiber are in high demand in data center and campus networks.
Coherent optical links communicate data over different channels that correspond to different phases and/or polarizations of an input signal to the optical fiber. While transmitted data typically are aligned relative to a common clock, delays are introduced into the channels due to inherent characteristics of the transmitter, receiver, and optical fiber, such that polarization and phase in the various channels arrives at the receiver with unknown phase rotation in phase polarization dimensions, which are inverted to recover the transmitted data. In certain designs, misconvergence in complex LMS control loops may further cause a loop to settle at a location other than a desired global optimum.
Accordingly, it is desirable to provide improved coherent signal processing systems and methods that overcome the shortcomings of existing approaches.
References will be made to embodiments of the disclosure, examples of which may be illustrated in the accompanying figures. These figures are intended to be illustrative, not limiting. Although the accompanying disclosure is generally described in the context of these embodiments, it should be understood that it is not intended to limit the scope of the disclosure to these particular embodiments. Items in the figures may be not to scale.
In the following description, for purposes of explanation, specific details are set forth in order to provide an understanding of the disclosure. It will be apparent, however, to one skilled in the art that the disclosure can be practiced without these details. Furthermore, one skilled in the art will recognize that embodiments of the present disclosure, described below, may be implemented in a variety of ways, such as a process, an apparatus, a system/device, or a method on a tangible computer-readable medium.
Components, or modules, shown in diagrams are illustrative of exemplary embodiments of the disclosure and are meant to avoid obscuring the disclosure. It shall also be understood that throughout this discussion that components may be described as separate functional units, which may comprise sub-units, but those skilled in the art will recognize that various components, or portions thereof, may be divided into separate components or may be integrated together, including integrated within a single system or component. It should be noted that functions or operations discussed herein may be implemented as components. Components may be implemented in software, hardware, or a combination thereof.
Furthermore, connections between components or systems within the figures are not intended to be limited to direct connections. Rather, data between these components may be modified, re-formatted, or otherwise changed by intermediary components. Also, additional or fewer connections may be used. It shall also be noted that the terms “coupled,” “connected,” or “communicatively coupled” shall be understood to include direct connections, indirect connections through one or more intermediary devices, and wireless connections.
Reference in the specification to “one embodiment,” “preferred embodiment,” “an embodiment,” or “embodiments” means that a particular feature, structure, characteristic, or function described in connection with the embodiment is included in at least one embodiment of the disclosure and may be in more than one embodiment. Also, the appearances of the above-noted phrases in various places in the specification are not necessarily all referring to the same embodiment or embodiments.
The use of certain terms in various places in the specification is for illustration and should not be construed as limiting. The terms “include,” “including,” “comprise,” and “comprising” shall be understood to be open terms and any lists the follow are examples and not meant to be limited to the listed items. All documents cited herein are incorporated by reference herein in their entirety.
It is noted that although embodiments described herein are given in the context of NRZ and PAM4 implementations, one skilled in the art shall recognize that the teachings of the present disclosure are not so limited and may equally apply to M-ary PAM systems and methods, where M≥4, i.e., 6-PAM, 8-PAM, etc., and other contexts.
In this document, the term quantizer and soft quantizer may be used interchangeably. A soft quantizer refers to a non-linear transfer function that may be implanted in a circuit and that may map an analog input signal to a value closer to a nearest modulation symbol than the original input value. In this context, the use of the word “soft” is intended to indicate that the output signal is not hard limited to four discrete levels of the modulation, i.e., it is closer but need not be an exact match to an ideal, e.g., PAM4 value. Further, the term “error estimator” refers to a circuit that is configured to subtract a soft quantized value (e.g., PAM4) from the original input signal to generate an error estimate between ideal and actual received signal values.
Existing electronic polarization control loops are useful to separate and phase-align the dual polarization coherent signals. LMS adaption is used in the coherent optical signal processor to track random phase rotations and other impairments. Least mean square (LMS) adaption is performed using a continuous version of the classic RLMS update equation on eight coefficients held, for example, in analog integrators as charge on capacitors.
Eight coefficients represent a 2×2 complex matrix that is used to separate and phase correct the incoming analog signal:
Considering a dual-polarization coherent optical receiver having four independent branches, XI, XQ, YI, and YQ, that represent the I and Q components of two arbitrary orthogonal polarizations X and Y, and neglecting losses and dispersion in the optical channel, the observed X and Y signals in the receiver branches may be represented in complex notation as
where ψ, ϕ1, θ and ϕ0 are four real parameters, ψ represents the absolute phase, ϕ0 represents relative phase shift between X- and Y-polarization signals before a plane polarization rotation by θ, and θ1 represents the relative phase shift afterwards. By multiplying all of these sub-components, a single 2×2 complex matrix is obtained that relates the received signal to the transmitted signal as follows:
The matrix Γ is unitary due to the factors that used to create it. Matrix Γ is therefore invertible, and an estimate of the original transmitted waveforms may be obtained as:
Thus, there exists a new demixing matrix, CΓ−1, which may be substituted into the above matrix equation to yield:
This represents two linear equations, each having two complex coefficients, i.e.,
Although these two equations look independent, they derive from only four independent real parameters and, hence, the coefficients on the top and bottom rows of the matrix are not independent from each other. Nevertheless, they may be treated as independent for the purposes of iterating towards a solution as long as they do not converge in a manner such that the top and bottom rows are related to each other by a proportionality constant, i.e., Xout=αYout, where α is the proportionality constant.
Solving one of these equations (and assuming that a similar technique may be applied to the other similar equation) provides Xout=C1XXin+C1YYin, in which only the observed signals Xin and Yin are known. Although the estimated symbol Êxi=Xout is unknown, it is known that ideal samples of Xout should be drawn from the finite alphabet of the modulation constellation in use, e.g., in 16-QAM modulation, which can be considered as 4-PAM signaling in each of the quadrature channels. Hence, for any candidate trial values of C1X and C1Y, the error may be estimated as the difference between the nearest valid constellation point and the output signal Xout, denoted by Q(Xout) and Xout. Let e(Xout)Q(Xout)−Xout. The quantizer, Q, may be defined as two PAM4 modulation quantizers that operate, at least approximately, independently in the I- and Q-dimensions.
Based on the known complex LMS update equation, one may iterate towards a minimum error condition by accumulating into coefficients C1X and C1Y using the following update equations:
Expanding the above complex expressions using:
yields for computation of the output for real and imaginary parts of the X-polarization output:
The coefficient update equations for the real and imaginary parts of upper row of the coefficient matrix are then:
Similarly, one may write for the Y-polarization output:
which expands to:
And the corresponding update equations are:
which expand to:
The result is eight real-valued update equations that may be used to find the four complex coefficients of the demixing matrix. In embodiments of the present disclosure, these update equations may be implemented in the analog domain as continuous-time integrators.
The above analysis treats the error signal as the difference between a (PAM4) quantized version of the signal and the signal itself, i.e., e(Xout)(Xout)−Xout.
The parameterized slicing function may be simulated as:
where x is the input voltage, Δ is the (unscaled) decision threshold for outer symbols of the PAM4 modulations, s is the scale factor such that the outer symbols take the values 3/s, and γ is the gradient of the output vs. the input voltage.
The standard deviation of the error may be defined as std(err(x))=std(Q(x)−x) when the input signal comprises random PAM4 symbols.
In embodiments, convergence commences with an error quantizer that may be defined by Q(x, 1.5, 3, 2) and, after convergence has been achieved, a switch to a tracking mode occurs with a quantizer defined by Q(x, 2, 3, 2). This may be achieved by using a DAC that controls a reference voltage that, in embodiments, defines the zero-crossing point of two differential amplifiers to effectively switch the transfer function from a convergence mode to a normal operating mode. The method to dynamically change the quantizer's behavior during initial convergence is herein referred as Dynamic Error Quantizer Tuning and may be performed by using a timer or, in embodiments, based on the value of a lock-bit that indicates that convergence has been achieved. As discussed in greater detail below with reference to
In embodiments, adaption of the complex coefficients (e.g., 530) may be implemented by one analog LMS loop (e.g., 522) for each coefficient (e.g., 530). In embodiments, to correct for polarization and phase changes in the fiber, four real error quantizers 510 monitor the error, which may be a time-varying signal, and compare the error to an ideal constellation. Based on the comparison result, error quantizers 510 drive complex adaption circuits (e.g., 520) that determine four complex coefficients (e.g., 530) for the Jones matrix. Supervisory control circuit 550 may be implemented by unitary forcer circuit 550 that, in embodiments, switches the error quantizers (e.g., 510) to a non-return-to-zero (NRZ)-transmitted form of data modulation, such that data slicing generates binary symbol decisions, e.g., 1 and −1 (or 0 and 1 in unipolar notation) once the overall amplitude of the Jones matrix coefficients falls below a predetermined threshold.
In embodiments, one quantizer (e.g., 510) may operate with a zero DC bias as a conventional NRZ quantizer, and two other quantizers may be biased to equal and opposite thresholds, e.g., defined by one of two possible constants. In embodiments, switch 512 may use LMS enable signal 514 to select the mode of operation that is in effect at any given time. In embodiments, when the two variable slicing thresholds are set to zero, the overall transfer function may revert to a simple NRZ quantizer. NRZ mode is useful for ensuring convergence during startup while PAM4 mode provides more accurate error slicing for steady-state operation.
Polarization and carrier phase correction circuit 500 illustrated in
As shown in
At step 904, in response to determining that the control loop satisfies a convergence criterion, the error detection circuit makes a transition to drive the control loop in a second mode of operation, e.g., a tracking or PAM4 mode, in order to reduce an error capable of causing a tap weight noise.
Finally, at step 906, in response to detecting that an overall amplitude of Jones matrix coefficients falls below a threshold, the error detection circuit may transition to the first mode of operation. It is noted that certain steps may optionally be performed; steps may not be limited to the specific order set forth herein; certain steps may be performed in different orders; and certain steps may be performed concurrently. It is further noted that embodiments disclosed herein apply to analog and/or digital implementations since digital tuning systems and methods may equally take advantage of the teachings of the present disclosure to control error quantization and estimation.
Aspects of the present disclosure may be encoded upon one or more non-transitory computer-readable media with instructions for one or more processors or processing units to cause steps to be performed. It shall be noted that the one or more non-transitory computer-readable media shall include volatile and non-volatile memory. It shall be noted that alternative implementations are possible, including a hardware implementation or a software/hardware implementation. Hardware-implemented functions may be realized using Application Specific Integrated Circuits (ASICs), programmable arrays, digital signal processing circuitry, or the like. Accordingly, the terms in any claims are intended to cover both software and hardware implementations. The term “computer-readable medium or media” as used herein includes software and/or hardware having a program of instructions embodied thereon, or a combination thereof. With these implementation alternatives in mind, it is to be understood that the figures and accompanying description provide the functional information one skilled in the art would require to write program code (i.e., software) and/or to fabricate circuits (i.e., hardware) to perform the processing required.
It shall be noted that embodiments of the present disclosure may further relate to computer products with a non-transitory, tangible computer-readable medium that have computer code thereon for performing various computer-implemented operations. The media and computer code may be those specially designed and constructed for the purposes of the present disclosure, or they may be of the kind known or available to those having skill in the relevant arts. Examples of tangible computer-readable media include, but are not limited to: magnetic media such as hard disks, floppy disks, and magnetic tape; optical media such as CD-ROMs and holographic devices; magneto-optical media; and hardware devices that are specially configured to store or to store and execute program code, such as ASICs, programmable logic devices (PLDs), flash memory devices, and ROM and RAM devices. Examples of computer code include machine code, such as produced by a compiler, and files containing higher level code that are executed by a computer using an interpreter. Embodiments of the present disclosure may be implemented in whole or in part as machine-executable instructions that may be in program modules that are executed by a processing device. Examples of program modules include libraries, programs, routines, objects, components, and data structures. In distributed computing environments, program modules may be physically located in settings that are local, remote, or both.
One skilled in the art will recognize no computing system or programming language is critical to the practice of the present disclosure. One skilled in the art will also recognize that a number of the elements described above may be physically and/or functionally separated into sub-modules or combined together.
It will be appreciated to those skilled in the art that the preceding examples and embodiments are exemplary and not limiting to the scope of the present disclosure. It is intended that all permutations, enhancements, equivalents, combinations, and improvements thereto that are apparent to those skilled in the art upon a reading of the specification and a study of the drawings are included within the true spirit and scope of the present disclosure. It shall also be noted that elements of any claims may be arranged differently including having multiple dependencies, configurations, and combinations.
The present application is a continuation of and claims priority benefit, under 35 U.S.C. § 120, to co-pending and commonly-assigned U.S. patent application Ser. No. 17/078,337, entitled “Dynamic Error Quantizer Tuning Systems and Methods”, filed on Oct. 23, 2020, and listing as inventor Charles Razzell, which claims priority, under 35 U.S.C. § 119(e), from U.S. Provisional Patent Application Ser. No. 62/931,127 entitled “Dynamic Error Quantizer Tuning Systems and Methods,” filed on Nov. 5, 2019 and listing as inventor Charles Razzell. Each reference mentioned in this patent document is incorporated by reference herein in its entirety and for all purposes.
Number | Name | Date | Kind |
---|---|---|---|
8873974 | Hueda | Oct 2014 | B2 |
10361891 | Awadalla | Jul 2019 | B2 |
11032020 | Sun | Jun 2021 | B2 |
20180034552 | Oyama | Feb 2018 | A1 |
20180183631 | Awadalla | Jun 2018 | A1 |
Number | Date | Country |
---|---|---|
102571227 | Jul 2012 | CN |
104521176 | Apr 2015 | CN |
107679000 | Feb 2018 | CN |
2018060990 | Apr 2018 | WO |
Entry |
---|
Notice of allowance mailed Sep. 15, 2023 in related Chinese patent application No. 202011221781.9, (8 pgs). |
Number | Date | Country | |
---|---|---|---|
20220140893 A1 | May 2022 | US |
Number | Date | Country | |
---|---|---|---|
62931127 | Nov 2019 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 17078337 | Oct 2020 | US |
Child | 17580607 | US |