Novel High Density, Stacked Capacitor MOS RAM, Koyanagi et al., Central Research Laboratory, Hitachi Ltd., Kokubunji, Tokyo 185 Japan, pp. 348-351. |
IEEE Transactions on Electron Devices, vol. ED-29, No. 4, Apr. 1982, New York, USA, pp. 714-718, "An n-well CMOS Dynamic RAM", Katsuhiro Shimohigashi et al. |
"A High Density, High Performance 1T DRAM Cell", A. Mohsen et al., pp. 616-619, 1982, IEEE. |
8107 IEEE Journal of solid-State Circuits, vol. SC-18 (1983), Oct. No. 5, New York, USA, pp. 457-463, "A 70 ns High Density 64K CMOS Dynamic RAM", Ronald J. C. Chwang et al. |