Dynamic memory word line driver scheme

Abstract

A circuit which accurately controls the word line (pass transistor gate) driving voltage to a voltage which is both controlled and is not significantly greater than is needed to drive the word line. The circuit eliminates the need for a double-boot-strapping circuit, and ensures that no voltages exceed that necessary to fully turn on a memory cell access transistor. Voltages in excess of that which would reduce reliability are avoided, and accurate driving voltages are obtained. A DRAM includes word lines, memory cells having enable inputs connected to the word lines, a gate receiving word line selecting signals at first logic levels Vss and Vdd, and for providing a select signal at levels Vss and Vdd, a high voltage supply source Vpp which is higher in voltage than Vdd, a circuit for translating the select signals at levels Vss and Vdd to levels Vss and Vpp and for applying it directly to the word lines whereby an above Vdd voltage level word line is achieved without the use of double boot-strap circuits.

Description

FIELD OF THE INVENTION

This invention relates to CMOS dynamic random access memories (DRAMs), and particularly to word line drivers.

BACKGROUND TO THE INVENTION

Dynamic random access memories are generally formed of a matrix of bit lines and word lines with memory calls located adjacent the intersections of the bit lines and word lines. The memory cells are enabled to provide their stored bits to the bit lines or to permit a write operation by signals carried on the word lines.

Each memory cell is typically formed of a bit storage capacitor connected to a reference voltage and through the source-drain circuit of an “access” field effect transistor to an associated bit line. The gate of the field effect transistor is connected to the word line. A logic signal carried by the word line enables the transistor, thus allowing charge to flow through the source-drain circuit of the transistor to the capacitor, or allowing charge stored on the capacitor to pass through the source-drain circuit of the access transistor to the bit line.

In order for the logic level V_dd potential from the bit line to be stored on the capacitor, the word line must be driven to a voltage above V_dd+V_tn, where V_tn is the threshold voltage of the access transistor including the effects of back bias.

During the early days of DRAM design, NMOS type FETs, that is, N-channel devices were used exclusively. In order to pass a V_dd+V_tn level signal to the selected word line, the gate of the pass transistor had to be driven to at least V_dd+2V_tn. Furthermore, to allow sufficient drive to achieve a voltage greater than V_dd+V_tn on the word line within a reasonable length of time in order to facilitate a relatively fast memory, the gate of the pass transistor is driven to a significantly higher voltage. In such devices, the word line driving signal utilized capacitors in a well-known double-boot strap circuit.

In the above circuit, the boot strapping voltage circuit is designed to exceed the voltage V_dd+2V_tn, in order to ensure that temperature, power supply, and process variations would never allow the pass transistor driving voltage to fall below V_dd+2V_tn.

However, it has been found that in small geometry VLSI memories, the high voltages provided by the boot-strap circuits can exceed the tolerable voltages in the memory, thus adversely affecting reliability.

SUMMARY OF THE INVENTION

The present invention is a circuit which accurately controls the word line (pass transistor gate) driving voltage to a voltage which is both controlled and is not significantly greater than is needed to drive the word line. The elements of the present invention eliminate the need for a double-boot-strapping circuit, and ensure that no voltages exceed that necessary to fully turn on a memory cell access transistor. Accordingly, voltages in excess of that which would reduce reliability are avoided, and accurate driving voltages are obtained.

According to an embodiment of the invention a dynamic random access memory (DRAM) is comprised of word lines, memory cells having enable inputs connected to the word lines, apparatus for receiving word line selecting signals at first logic levels V_ss and V_dd, and for providing a select signal at levels V_ss and V_dd, a high voltage supply source V_pp which is higher in voltage than V_dd, a circuit for translating the select signals at levels V_ss and V_dd to levels V_ss and V_pp and for applying it directly to the word lines for application to the enable inputs whereby an above V_dd voltage level word line is achieved without the use of double boot-strap circuits.

According to another embodiment, a dynamic random access memory (DRAM) is comprised of bit lines and word lines, memory cells connected to the bit lines and word lines, each memory cell being comprised of an access field effect transistor (FET) having its source-drain circuit connected between a bit line and a bit charge storage capacitor, the access field effect transistor having a gate connected to a corresponding word line; a high supply voltage source V_pp; a circuit for selecting the word line and a circuit having an input driven by the selecting apparatus for applying the V_pp supply voltage to the word line.

BRIEF INTRODUCTION TO THE DRAWINGS

A better understanding of the invention will be obtained by reference to the detailed description below, in conjunction with the following drawings, in which:

FIG. 1 is a schematic diagram of the invention.

DESCRIPTION OF A PREFERRED EMBODIMENT OF THE INVENTION

Turning now to FIG. 1, a CMOS DRAM is comprised of word lines, represented by word line 1 and bit lines, represented by bit lines 2A, 2B, etc. Access transistors 3A, 3B have their gates connected to the word line; their sources are connected to bit charge storing capacitors 4A, 4B, etc. which are also connected to ground. The drains of access transistors 3A, 3B, etc. are connected to the bit lines 2A, 2B, etc.

With the application of a logic signal of V_dd+V_tn to the gate of transistor 3A, 3B, etc., V_dd level on the bit line 2A, 2B, etc. is fully transferred to the associated capacitor 4A, 4B, etc. during the writing cycle. In the prior art it was necessary to apply a voltage greater than V_dd+2V_tn to the gate of an N-channel pass transistor in order to ensure that a voltage in excess of V_dd+V_tn would be available at the gates of transistors 3A, 3B, etc.

The combination of a bit storing charge capacitor, e.g. 4A, with an associated access transistor, e.g. 3A, forms a memory cell in prior art DRAMs.

The word line is selected by means of addresses A_ij applied to the inputs of a NAND gate 5. In the prior art a double boot-strap circuit was connected between the output of NAND gate 5 and the word line.

In accordance with the present invention a voltage V_pp which is higher than the logic level V_dd+V_tn is utilized. A level shifter 6 is formed of a pair of cross coupled P-channel transistors 7A and 7B. The sources of transistors 7A and 7B are connected to the voltage source V_pp. The level shifter defines a first and a second control node, respectively 8A and 8B.

The output of NAND gate 5 is connected through an inverter 9 to the gate of an N-channel FET 10. FET 10 has its source connected to ground and its drain connected to control node 8A.

The output of NAND gate 5 is connected to the gate of an N-channel FET 11, which has its source connected to ground and its drain connected to control node 8B. A third N-channel FET 12 has its source connected to ground, its drain connected to the drain of transistor 11, and its gate to control node 8A.

Control node 8A (or a buffered version of control node 8A) is applied to the gate of pass transistor 14A and pull down transistor 13A. The source of pass transistor 14A is connected to V_pp or to a secondary decoder output which provides a V_ss or V_pp level output; its drain to word line 1. The source of pull down transistor 13A is connected to ground; the drain is connected to word line 1.

In operation, assume that the word line 1 has not been selected. At least one address input of NAND gate 5 is low, causing the output of NAND gate 5 to be high, and the output of inverter 9 to be low. Transistor 11 is enabled, pulling node 8B to ground. Transistor 10 is disabled, allowing transistor 7A to charge node 8A to V_pp. Transistor 12 is thus enabled ensuring that node 8A is pulled high. The V_pp level node 8A disables the pass device 14A and enables pull down transistor 13A so that word line 1 is held at ground. Thus transistors 3A and 3B are not enabled and are not conducting. The charge stored on capacitors 4A and 4B are thus maintained, and are not read to the bit lines.

Assume now that word line 1 is selected. Logic high level address signals at the voltage level V_dd are applied to the inputs of NAND gate 5. The output of the NAND gate thus goes to low level. The output of inverter 9 changes to high level, transistor 10 is enabled, and pulls node 8A toward ground. This causes transistor 7B to be enabled, and pull node 8B toward V_pp. This causes transistor 7A to be disabled so that node 8A is pulled to ground, disabling transistor 12 and allowing transistor 7B to charge node 8B to V_pp. The ground level voltage on node 8A disables pull down transistor 13A, and enables the pass transistor 14A so that the word line 1 is driven to a V_pp level. The voltage on the word line is thus controlled, and depending on whether the word line is selected or not, it switches between ground and V_pp. With the voltage V_pp being controlled to V_dd+V_tn, the voltage at the gates of the cell access transistors 3A and 3B is certain to be V_dd+V_tn. However the voltage V_pp is selected to be less than a voltage that would be in excess of that which would deteriorate reliability of the DRAM.

A person understanding this invention may now conceive of alternative structures and embodiments or variations of the above. All of those which fall within the scope of the claims appended hereto are considered to be part of the present invention.

Claims

1. A dynamic random access memory comprising: a voltage supply having a controlled high supply voltage level;word lines;memory cells, each comprising a charge storage capacitor and an access transistor for storing a logic level on the storage capacitor, the access transistor having an enable input connected to a word line; anda word line selection circuit comprising a pair of cross-coupled transistors coupled drain-to-gate and having respective sources receiving current from the controlled high supply voltage level, the selection circuit receiving logic signals having only levels that are less than the controlled high supply voltage level to drive a selected word line to the controlled high supply voltage level.

2. A dynamic random access memory as claimed in claim 1 wherein the selected word line is driven to the controlled high supply voltage level through an additional transistor enabled from the drain of one of the cross-coupled transistors.

3. A dynamic random access memory as claimed in claim 1 wherein the selected word line is driven to the controlled high supply voltage level from a secondary decoder output through an additional transistor enabled from the drain of one of the cross-coupled transistors.

4. A dynamic random access memory as claimed in claim 1 wherein the cross-coupled transistors are P-channel FETs and the drains of the cross-coupled transistors are pulled down by respective N-channel FETs.

5. A dynamic random access memory comprising: a voltage supply having a controlled high supply voltage level Vpp;word lines that enable memory cell access transistors; andmemory cells, each comprising a charge storage capacitor and an access transistor for storing a logic level on the storage capacitor, the access transistor having an enable input coupled to a word line; anda word line selection circuit comprising a pair of cross-coupled transistors having their respective sources directly connected to the controlled high supply voltage level Vpp, the selection circuit receiving logic signals having only logic voltage levels that are less than the controlled voltage level Vpp to produce a control signal selectively having the controlled high supply voltage level Vpp or a Vss voltage level, the control signal selectively driving the word line to the controlled high supply voltage level Vpp.

6. A dynamic random access memory as claimed in claim 5 wherein the selected word line is driven to the controlled high supply voltage level Vpp through an additonal transistor enabled from the drain of one of the cross-coupled transistors.

7. A dynamic random access memory as claimed in claim 5 wherein the selected word line is driven to the controlled high supply voltage level Vpp from a secondary decoder output through an additional transistor enabled from the drain of one of the cross-coupled transistors.

8. A dynamic random access memory as claimed in claim 5 wherein the cross-coupled transistors are P-channel FETs and the drains of the cross-coupled transistors are pulled down by respective N-channel FETs.

9. A method of selecting word lines and writing to memory cells in a dynamic random access memory to store a voltage level in a memory cell comprising: supplying a controlled high supply voltage level that is greater than the voltage level stored in the memory cell to a level shifter circuit, the level shifter circuit comprising a pair of cross-coupled transistors connected drain-to-gate and having respective sources receiving current from the controlled high supply voltage;providing logic signals having only logic levels that are less than the controlled high supply voltage level to the level shifter circuit to selectively produce a control signal having a logic state at the controlled high supply voltage level and another logic state at a low voltage level;driving a selected dynamic random access memory word line to the controlled high supply voltage level in response to the control signal; andwriting a voltage from a bit line into a memory cell capacitor associated with the selected word line to store a voltage representative of a logic level in the selected memory cell.

10. A method as claimed in claim 9 wherein the selected word line is driven by enabling an additional transistor from the drain of one of the cross-coupled transistors, the additional transistor being coupled between the controlled high supply voltage level and the word line.

11. A method as claimed in claim 10 wherein the drain of the additional transistor is coupled to the word line.

12. A method as claimed in claim 10 wherein the additional transistor is a P-channel FET.

13. A method as claimed in claim 9 wherein the selected word line is driven by enabling an additional transistor from the drain of one of the cross-coupled transistors, the additional transistor being coupled between a secondary decoder output, having an output voltage level at the controlled high supply voltage level, and the word line.

14. A method as claimed in claim 13 wherein the additional transistor is a P-channel FET.

15. A method as claimed in claim 13 wherein the drain of the additional transistor is coupled to the word line.

16. A method as claimed in claim 9 wherein the cross-coupled transistors are P-channel FETs and the drains of the cross-coupled transistors are pulled down by respective N-channel FETs.

17. A method as claimed in claim 9 wherein the selected word line is driven without using a double bootstrapping circuit.

18. A method of selecting word lines and writing to memory cells in a dynamic random access memory to store a voltage level in a memory cell comprising: supplying a controlled high supply voltage level that is greater than the voltage level stored in the memory cell to a level shifter circuit, the level shifter circuit comprising a pair of cross-coupled transistors connected drain-to-gate and having respective sources coupled to the controlled high supply voltage level;providing logic signals having only logic levels that are less than the controlled high supply voltage level to the level shifter circuit to selectively produce a control signal having a logic state at the controlled high supply voltage level and another logic state at a low voltage level;driving a selected dynamic random access memory word line from a decoded secondary output at the controlled high supply voltage level in response to the control signal; andwriting a voltage from a bit line into a memory cell capacitor associated with the selected word line to store a voltage representative of a logic level in the selected memory cell.

19. A method of selecting word lines and writing to memory cells in a dynamic random access memory, the method comprising: supplying a controlled high supply voltage level Vpp from a high voltage supply to a level shifter circuit, the level shifter circuit comprising at least first and second transistors having their respective sources directly connected to the controlled high supply voltage level Vpp, the drain of the first transistor applying current to a first node, the drain of the second transistor applying current to a second node, the first and second transistors being gated from the second and first nodes, respectively;providing a decoded address input signal, selectively having only logic voltage levels that are less than the controlled voltage level Vpp, to the level shifter circuit to produce a control signal selectively having the controlled high supply voltage level Vpp or a Vss voltage level;selectively driving the word line to the controlled high supply voltage level Vpp in response to the control signal; andwriting a voltage from a bit line into a memory cell capacitor associated with the selected word line to store a voltage representative of a logic level in the selected memory cell.

20. A method as claimed in claim 19 wherein the selected word line is driven by enabling an additional transistor from the drain of one of the first and second transistors, the additional transistor being coupled between the controlled high supply voltage level Vpp and the word line.

21. A method as claimed in claim 19 wherein the selected word line is driven by enabling an additional transistor from the drain of one of the first and second transistors, the additional transistor being coupled between a secondary decoder output, having an output voltage level at the controlled high supply voltage level Vpp, and the word line.

22. A method as claimed in claim 19 wherein the first and second transistors are P-channel FETs and the drains of the first and second transistors are pulled down by respective N-channel FETs.

23. A method for storing a voltage level in a memory cell coupled to a word line and a bit line of a dynamic random access memory, the method comprising: providing a controlled high supply voltage level that is greater than the voltage level stored in a memory cell to a level shifter, the level shifter comprising a pair of transistors, the drains and gates being cross-coupled to each other, the source of each of the transistors being provided with the controlled high supply voltage;providing logic signals to the level shifter for producing a control signal, each of the logic signal having two levels, the higher level of which is less than the controlled high supply voltage level, the control signal having a logic state at the controlled high supply voltage level;selectively driving a word line to the controlled high supply voltage level in response to the control signal; andwriting a voltage from a bit line into a memory cell capacitor associated with the driven word line to store a voltage representative of a logic level in the memory cell.

24. A method as claimed in claim 23 wherein the step of selectively driving comprises enabling an additional transistor to pass the controlled high supply voltage level to the word line in response to the control signal.

25. A method as claimed in claim 24 wherein the step of enabling comprises enabling the additional transistor comprising a P-channel FET.

26. A method as claimed in claim 23 wherein the step of selectively driving comprises enabling an additional transistor to pass the controlled high supply voltage from a secondary decoder output to the word line in response to the control signal, the secondary decoder output having an output voltage level at the controlled high supply voltage level.

27. A method as claimed in claim 26 wherein the step of enabling comprises enabling the additional transistor comprising a P-channel FET.

28. A method as claimed in claim 23 wherein the pair of transistors comprises a pair of P-channel FETs, the drains of which are pulled down by respective N-channel FETs.

29. A method as claimed in claim 23 wherein the step of selectively driving is performed without using a double bootstrapping circuit.

30. A dynamic random access memory comprising: a voltage supply having a controlled high supply voltage level;word lines;memory cells, each comprising a charge storage capacitor and an access transistor for storing a logic level on the storage capacitor, the access transistor having an enable input coupled to a word line; anda word line selection circuit comprising a pair of cross-coupled transistors and pull down transistors coupled to the drains of the cross-coupled transistors, the selection circuit receiving logic signals having only logic levels that are less than the controlled high supply voltage level to drive a selected word line to the controlled high supply voltage level, the logic signals being applied only to the pull down transistors.

31. A dynamic random access memory as claimed in claim 30 wherein the selected word line is driven to the controlled high supply voltage level through an additional transistor enabled from the drain of one of the cross-coupled transistors.

32. A dynamic random access memory as claimed in claim 30 wherein the selected word line is driven to the controlled high supply voltage level from a secondary decoder output through an additional transistor enabled from the drain of one of the cross-coupled transistors.

33. A dynamic random access memory as claimed in claim 30 wherein the cross-coupled transistors are P-channel FETs and the drains of the cross-coupled transistors are pulled down by respective N-channel FETs.

34. A method of selecting word lines and writing to memory cells in a dynamic random access memory to store a voltage level in a memory cell comprising: supplying a controlled high supply voltage level that is greater than the voltage level stored in the memory cell to a level shifter circuit, the level shifter circuit comprising a pair of cross-coupled transistors and pull down transistors coupled to the drains of the cross-coupled transistors;providing selection logic signals having only logic levels that are less than the controlled high supply voltage level to the level shifter circuit to selectively produce a control signal having a logic state at the controlled high supply voltage level and another logic state at a low voltage level, the selection logic signals being coupled only to the pull down transistors;driving a selected dynamic random access memory word line to the controlled high supply voltage level in response to the control signal; andwriting a voltage from a bit line into a memory cell capacitor associated with the selected word line to store a voltage representative of a logic level in the selected memory cell.

35. A method as claimed in claim 34 wherein the selected word line is driven by enabling an additional transistor from the drain of one of the cross-coupled transistors, the pass transistor being coupled between the controlled high supply voltage level and the word line.

36. A method as claimed in claim 35 wherein the drain of the additional transistor is coupled to the word line.

37. A method as claimed in claim 35 wherein the additional transistor is a P-channel FET.

38. A method as claimed in claim 34 wherein the selected word line is driven by enabling an additional transistor from the drain of one of the cross-coupled transistors, the additional transistor being coupled between a secondary decoder output, having an output voltage level at the controlled high supply voltage level, and the word line.

39. A method as claimed in claim 38 wherein the drain of the additional transistor is coupled to the word line.

40. A method as claimed in claim 38 wherein the additional transistor is a P-channel FET.

41. A method as claimed in claim 34 wherein the cross-coupled transistors are P-channel FETs and the drains of the cross-coupled transistors are pulled down by respective N-channel FETs.

42. A method as claimed in claim 34 wherein the selected word line is driven without using a double bootstrapping circuit.

43. A method of selecting word lines and writing to memory cells in a dynamic random access memory to store a voltage level in a memory cell comprising: supplying a controlled high supply voltage level that is greater than the voltage level stored in the memory cell to a level shifter circuit, the level shifter circuit comprising a pair of cross-coupled transistors and pull down transistors coupled to the drains of the cross-coupled transistors;providing lower voltage level logic signals having only logic levels that are less than the controlled high supply voltage level to the level shifter circuit to selectively produce a control signal having a logic state at the controlled high supply voltage level and another logic state at a low voltage level, the lower voltage level logic signals being applied only to the pull down transistors;driving a selected dynamic random access memory word line from a decoded secondary output at the controlled high supply voltage level in response to the control signal; andwriting a voltage from a bit line into a memory cell capacitor associated with the selected word line to store a voltage representative of a logic level in the selected memory cell.