Unless otherwise indicated herein, the approaches described in this section are not prior art to the claims in this application and are not admitted to be prior art by inclusion in this section.
When a processor core of a multiple core processor is given a computing task, certain voltage level is supplied to the processor core to process the computing task. Sometimes, the processor core may be supplied a particular voltage level, which results in an excess consumption of power. Other times, the processor core may be supplied another voltage level, which results in an increased amount of time used to complete the computing task.
The foregoing and other features of the present disclosure will become more fully apparent from the following description and appended claims, taken in conjunction with the accompanying drawings. These drawings depict only several embodiments in accordance with the disclosure and are, therefore, not to be considered limiting of its scope. The disclosure will be described with additional specificity and detail through use of the accompanying drawings.
In the drawings:
In the following detailed description, reference is made to the accompanying drawings, which form a part hereof. In the drawings, similar symbols typically identify similar components, unless context dictates otherwise. The illustrative embodiments described in the detailed description, drawings, and claims are not meant to be limiting. Other embodiments may be utilized, and other changes may be made, without departing from the spirit or scope of the subject matter presented here. It will be readily understood that the aspects of the present disclosure, as generally described herein, and illustrated in the Figures, can be arranged, substituted, combined, and designed in a wide variety of different configurations, all of which are explicitly contemplated and make part of this disclosure.
This disclosure is drawn, inter alia, to devices, methods, and computer programs related to supplying a voltage level or a clock signal to a processor core based on certain conditions as will be described herein.
In some implementations, when the multi-core processor 102 receives a computing task 104, one of the processor cores (e.g., a processor core 101) may be configured to divide up the computing task 104 and distribute the divided computing tasks among the various processor cores of the multi-core processor 102. Alternatively, a host processor (e.g., a host processor 318 of
When the computing task 104 is divided, a geometric mapping signal 106 and a computing task signal 108 may be generated by a host processor, or one or more designated processor cores. The computing task signal 108 may convey information associated with one or more of the divided computing tasks, and the geometric mapping signal 106 may convey information associated with the geometric mapping between the divided computing task and a processor core. The information associated with the computing tasks may include pixel data, reference frame data, motion estimation data, motion compensation data, or other data that forms the basis of the computing task. The information associated with the geometric mapping may include the assignment of a particular divided computing task to one or more processor cores of the multi-core processor.
Suppose the computing task 104 is to process a two-dimensional image of a soccer player as shown in
With the geometric mapping signal 106 and the computing task signal 108, the workload of the processor core 100 may be determined based on an image attribute associated with the image area to be processed by a geometrically mapped processor core 100. An example image attribute for the image area covered by the divided computing task 114 may include a motion vector for a macroblock corresponding to such an image area. With the motion vector, the transformation from one image to another in a video sequence may be described. In other words, the amount of movement for this particular image area may be estimated, and thus the amount of workload for the divided computing task 114 to handle the movement may also be determined.
Based on the workload, one or more voltage levels and clock signals with a certain clock frequency for the processor core 100 may be selected and supplied to the processor core 100. In some implementations, a set of voltage levels and compatible clock signals having certain clock frequencies that may be used to operate a processor core may be predetermined. With this predetermined set of voltage levels and clock frequencies, a specific voltage level (e.g., the lowest voltage level) and a specific clock frequency may be selected from the set for the processor core 100. In some implementations, the workload determination and the selection may be performed by a processor core in the multi-core processor 102 other than the processor core 100 (e.g., the processor core 101). In other implementations, the workload determination and the selection may be performed by a host processor (e.g., the host processor 318 of
Processing for the method 200 may begin at block 202, “Determine First Workload for First Computing Task Geometrically Mapped to First Processor Core,” where the method 200 may be arranged to determine the first workload of the first processor core in the multi-core processor. The first workload is for the first processor core to perform a first computing task associated with a first image area and a first geometric mapping between the first computing task and the first processor core.
Processing may continue from block 202 to block 204, “Select First Voltage Level or First Clock Signal Having First Clock Frequency for the First Processor Core Based on Determined First Workload,” in which based on the first workload, a voltage level and a clock signal having a certain clock frequency may be selected from a predetermined set of voltage levels and clock frequencies that are compatible. Processing may continue from block 204 to block 206, “Initiate Voltage change to First Processor Core Based on Selected First Voltage Level,” and block 208, “Initiate Clock Change to First Processor Core Based on Selected First Clock Signal Having First Clock Frequency,” in which the selected first voltage level and the selected first clock frequency are provided to a voltage control circuit and a clock control circuit, respectively, so that the control circuits may supply the appropriate voltage level and clock signal to the first processor core.
In block 202, with the geometric mapping of the computing task, which may be adapted to process a specific image area, to the processor core, the workload for the processor core may be limited to the image area and may be determined based on the image attribute associated with the image area. As illustrated in
In other implementations, using the above example image area having an object (i.e., a soccer ball) as an illustration, the image attribute associated with the image area may correspond to one or more physical attributes of the soccer ball. For example, the deformation of the soccer ball due to stresses, wind, or electromagnetic forces exerted on the soccer ball may be modelled and calculated. In such a case, the workload may be estimated based on, without limitation, a number of objects assigned to each processor core, a number of lights assigned to be modelled by each processor core, or a number of tessellated polygons assigned to each processor core.
In block 204, based on the workload, a first voltage level and/or a first clock signal having a first clock frequency may be selected. One selection mechanism will described further below. In block 206 and block 208, based on the selected first voltage level and/or the selected first clock frequency, a change to the first processor core may be initiated by providing the selected first voltage level and/or the selected first clock frequency to a voltage control circuit and a clock control circuit, respectively. These two control circuits may then be adapted to supply a different voltage level and a clock signal having a different clock frequency to the first processor core.
Processing for the selection mechanism may begin at block 252, “Determine Workload,” which may correspond to the processing for block 202 of
In block 256, either a voltage level or a clock frequency of a processor core can be increased. If the workload is not greater than the first threshold, then processing may continue from block 254 to block 258, “Is Workload Less Than Second Threshold?” If the workload is less than the second threshold, then processing may continue from block 258 to block 260, “Decrease Voltage Level or Clock Frequency,” in which the voltage level or clock frequency of a processor core is reduced in accordance with a lower workload. If the workload is not less than the second threshold, processing may continue from block 258 to block 262, “Maintain Voltage Level and Clock Frequency,” in which the prior voltage level and clock frequency of the processor core assigned to the particular divided computing task is preserved.
It should be noted that the methods illustrated in
In some implementations, the host processor 318 may be configured to divide a computing task to generate multiple divided computing tasks and geometrically map a first divided computing task to the processor core 300D and a second divided computing task to the processor core 300G. The host processor 318 may also be configured to determine a first workload for the processor core 300D to process the first divided computing task and a second workload for the processor 300G to process the second divided computing task. As discussed above, the first workload determination may be performed independently from the second workload determination. With the determined first workload and the determined second workload, the host processor 318 may be configured to select a first set of voltage level and clock frequency and a second set of voltage level and clock frequency, respectively. Based on the selections, the host processor 318 then may issue separate instructions to the first control circuit 320 and the second control circuit 322, so that the appropriate voltage levels and clock signals are supplied to the processor core 300D and the processor core 300G.
In some other implementations, a processor core in the multi-core processor 302 may be designated to perform some or all of the aforementioned functions of the host processor 318. For example, a processor core 300A may be adapted to geometrically map the first divided computing task to the processor core 300D via the switch 314A and map the second divided computing task to the processor core 300G via both the switch 314A and the switch 314C. Then, the processor core 300A may also be configured to determine the first workload and the second workload for the processor core 300D and the processor core 300G, respectively. The processor core 300A may also be configured to select the appropriate voltage levels and clock signals for the two processor cores.
Processing for the method 500 may begin at block 502, “Estimate Image Movement Using Motion Vector,” in which the amount of movement associated with a particular divided computing task (e.g., the divided computing task 114 or 116 of
In some implementations, the processing in block 502 and block 504 may involve a motion estimation procedure, which may be configured to calculate a motion vector for a macroblock within a particular section of a video image. Furthermore, an example image attribute associated with such a section of a video image may be determined from the greatest absolute value of a motion vector for the particular section of the video image.
Processing may continue from block 504 to block 506, “Select Processor Core Based on Geometric Mapping,” in which a particular processor core (e.g., the processing core 100 or 103 of
Depending on the desired configuration, host processor 604 may be of any type including but not limited to a microprocessor (μP), a microcontroller (μC), a digital signal processor (DSP), or any combination thereof. Processor 604 may include one more levels of caching, such as a level one cache 610 and a level two cache 612, a processor core 614, and registers 616. An example processor core 614 may include an arithmetic logic unit (ALU), a floating point unit (FPU), a digital signal processing core (DSP Core), or any combination thereof. An example memory controller 618 may also be used with processor 604, or in some implementations memory controller 618 may be an internal part of processor 604.
Depending on the desired configuration, system memory 606 may be of any type including but not limited to volatile memory (such as RAM), non-volatile memory (such as ROM, flash memory, etc.) or any combination thereof. System memory 606 may include an operating system 620, one or more applications 622, and program data 624. Application 622 may include a selection algorithm 626 that can be arranged to perform the functions as described herein including those described with respect to at least method 200 of
Computing device 600 may have additional features or functionality, and additional interfaces to facilitate communications between basic configuration 602 and any required devices and interfaces. For example, a bus/interface controller 630 may be used to facilitate communications between basic configuration 602 and one or more data storage devices 632 via a storage interface bus 634. Data storage devices 632 may be removable storage devices 636, non-removable storage devices 638, or a combination thereof. Examples of removable storage and non-removable storage devices include magnetic disk devices such as flexible disk drives and hard-disk drives (HDD), optical disk drives such as compact disk (CD) drives or digital versatile disk (DVD) drives, solid state drives (SSD), and tape drives to name a few. Example computer storage media may include volatile and nonvolatile, removable and non-removable media implemented in any method or technology for storage of information, such as computer readable instructions, data structures, program modules, or other data.
System memory 606, removable storage devices 636 and non-removable storage devices 638 are examples of computer storage media. Computer storage media includes, but is not limited to, RAM, ROM, EEPROM, flash memory or other memory technology, CD-ROM, digital versatile disks (DVD) or other optical storage, magnetic cassettes, magnetic tape, magnetic disk storage or other magnetic storage devices, or any other medium which may be used to store the desired information and which may be accessed by computing device 600. Any such computer storage media may be part of computing device 600.
Computing device 600 may also include an interface bus 640 for facilitating communication from various interface devices (e.g., output devices 642, peripheral interfaces 644, and communication devices 646) to basic configuration 602 via bus/interface controller 630. Example output devices 642 include a graphics processing unit 648 and an audio processing unit 650, which may be configured to communicate to various external devices such as a display or speakers via one or more A/V ports 652. Example peripheral interfaces 644 include a serial interface controller or a parallel interface controller, which may be configured to communicate with external devices such as input devices (e.g., keyboard, mouse, pen, voice input device, touch input device, etc.) or other peripheral devices (e.g., printer, scanner, etc.) via one or more I/O ports 658. An example communication device 646 includes a network controller, which may be arranged to facilitate communications with one or more other computing devices 662 over a network communication link via one or more communication ports. In some implementations, computing device 600 includes a multi-core processor 664, which may communicate with the host processor 604 through the interface bus 640.
The network communication link may be one example of a communication media. Communication media may typically be embodied by computer readable instructions, data structures, program modules, or other data in a modulated data signal, such as a carrier wave or other transport mechanism, and may include any information delivery media. A “modulated data signal” may be a signal that has one or more of its characteristics set or changed in such a manner as to encode information in the signal. By way of example, and not limitation, communication media may include wired media such as a wired network or direct-wired connection, and wireless media such as acoustic, radio frequency (RF), microwave, infrared (IR) and other wireless media. The term computer readable media as used herein may include both storage media and communication media.
Computing device 600 may be implemented as a portion of a small-form factor portable (or mobile) electronic device such as a cell phone, a personal data assistant (PDA), a personal media player device, a wireless web-watch device, a personal headset device, an application specific device, or a hybrid device that include any of the above functions. Computing device 600 may also be implemented as a personal computer including both laptop computer and non-laptop computer configurations.
There is little distinction left between hardware and software implementations of aspects of systems; the use of hardware or software is generally (but not always, in that in certain contexts the choice between hardware and software can become significant) a design choice representing cost vs. efficiency tradeoffs. There are various vehicles by which processes and/or systems and/or other technologies described herein can be effected (e.g., hardware, software, and/or firmware), and that the preferred vehicle will vary with the context in which the processes and/or systems and/or other technologies are deployed. For example, if an implementer determines that speed and accuracy are paramount, the implementer may opt for a mainly hardware and/or firmware vehicle; if flexibility is paramount, the implementer may opt for a mainly software implementation; or, yet again alternatively, the implementer may opt for some combination of hardware, software, and/or firmware.
The foregoing detailed description has set forth various embodiments of the devices and/or processes via the use of block diagrams, flowcharts, and/or examples. Insofar as such block diagrams, flowcharts, and/or examples contain one or more functions and/or operations, it will be understood by those within the art that each function and/or operation within such block diagrams, flowcharts, or examples can be implemented, individually and/or collectively, by a wide range of hardware, software, firmware, or virtually any combination thereof. In one embodiment, several portions of the subject matter described herein may be implemented via Application Specific Integrated Circuits (ASICs), Field Programmable Gate Arrays (FPGAs), digital signal processors (DSPs), or other integrated formats. However, those skilled in the art will recognize that some aspects of the embodiments disclosed herein, in whole or in part, can be equivalently implemented in integrated circuits, as one or more computer programs running on one or more computers (e.g., as one or more programs running on one or more computer systems), as one or more programs running on one or more processors (e.g., as one or more programs running on one or more microprocessors), as firmware, or as virtually any combination thereof, and that designing the circuitry and/or writing the code for the software and or firmware would be well within the skill of one of skill in the art in light of this disclosure. In addition, those skilled in the art will appreciate that the mechanisms of the subject matter described herein are capable of being distributed as a program product in a variety of forms, and that an illustrative embodiment of the subject matter described herein applies regardless of the particular type of signal bearing medium used to actually carry out the distribution. Examples of a signal bearing medium include, but are not limited to, the following: a recordable type medium such as a floppy disk, a hard disk drive, a Compact Disc (CD), a Digital Video Disk (DVD), a digital tape, a computer memory, etc.; and a transmission type medium such as a digital and/or an analog communication medium (e.g., a fiber optic cable, a waveguide, a wired communications link and/or channel, a wireless communication link and/or channel, etc.).
Those skilled in the art will recognize that it is common within the art to describe devices and/or processes in the fashion set forth herein, and thereafter use engineering practices to integrate such described devices and/or processes into data processing systems. That is, at least a portion of the devices and/or processes described herein can be integrated into a data processing system via a reasonable amount of experimentation. Those having skill in the art will recognize that a typical data processing system generally includes one or more of a system unit housing, a video display device, a memory such as volatile and non-volatile memory, processors such as microprocessors and digital signal processors, computational entities such as operating systems, drivers, graphical user interfaces, and applications programs, one or more interaction devices, such as a touch pad or screen, and/or control systems including feedback loops and control motors (e.g., feedback for sensing position and/or velocity; control motors for moving and/or adjusting components and/or quantities). A typical data processing system may be implemented utilizing any suitable commercially available components, such as those typically found in data computing/communication and/or network computing/communication systems.
The herein described subject matter sometimes illustrates different components contained within, or connected with, different other components. It is to be understood that such depicted architectures are merely examples and that in fact many other architectures can be implemented which achieve the same functionality. In a conceptual sense, any arrangement of components to achieve the same functionality is effectively “associated” such that the desired functionality is achieved. Hence, any two components herein combined to achieve a particular functionality can be seen as “associated with” each other such that the desired functionality is achieved, irrespective of architectures or intermedial components. Likewise, any two components so associated can also be viewed as being “operably connected”, or “operably coupled”, to each other to achieve the desired functionality, and any two components capable of being so associated can also be viewed as being “operably couplable”, to each other to achieve the desired functionality. Specific examples of operably couplable include but are not limited to physically mateable and/or physically interacting components and/or wirelessly interactable and/or wirelessly interacting components and/or logically interacting and/or logically interactable components.
With respect to the use of substantially any plural and/or singular terms herein, those having skill in the art can translate from the plural to the singular and/or from the singular to the plural as is appropriate to the context and/or application. The various singular/plural permutations may be expressly set forth herein for sake of clarity.
It will be understood by those within the art that, in general, terms used herein, and especially in the appended claims (e.g., bodies of the appended claims) are generally intended as “open” terms (e.g., the term “including” should be interpreted as “including but not limited to,” the term “having” should be interpreted as “having at least,” the term “includes” should be interpreted as “includes but is not limited to,” etc.). It will be further understood by those within the art that if a specific number of an introduced claim recitation is intended, such an intent will be explicitly recited in the claim, and in the absence of such recitation no such intent is present. For example, as an aid to understanding, the following appended claims may contain usage of the introductory phrases “at least one” and “one or more” to introduce claim recitations. However, the use of such phrases should not be construed to imply that the introduction of a claim recitation by the indefinite articles “a” or “an” limits any particular claim containing such introduced claim recitation to inventions containing only one such recitation, even when the same claim includes the introductory phrases “one or more” or “at least one” and indefinite articles such as “a” or “an” (e.g., “a” and/or “an” should typically be interpreted to mean “at least one” or “one or more”); the same holds true for the use of definite articles used to introduce claim recitations. In addition, even if a specific number of an introduced claim recitation is explicitly recited, those skilled in the art will recognize that such recitation should typically be interpreted to mean at least the recited number (e.g., the bare recitation of “two recitations,” without other modifiers, typically means at least two recitations, or two or more recitations). Furthermore, in those instances where a convention analogous to “at least one of A, B, and C, etc.” is used, in general such a construction is intended in the sense one having skill in the art would understand the convention (e.g., “a system having at least one of A, B, and C” would include but not be limited to systems that have A alone, B alone, C alone, A and B together, A and C together, B and C together, and/or A, B, and C together, etc.). In those instances where a convention analogous to “at least one of A, B, or C, etc.” is used, in general such a construction is intended in the sense one having skill in the art would understand the convention (e.g., “a system having at least one of A, B, or C” would include but not be limited to systems that have A alone, B alone, C alone, A and B together, A and C together, B and C together, and/or A, B, and C together, etc.). It will be further understood by those within the art that virtually any disjunctive word and/or phrase presenting two or more alternative terms, whether in the description, claims, or drawings, should be understood to contemplate the possibilities of including one of the terms, either of the terms, or both terms. For example, the phrase “A or B” will be understood to include the possibilities of “A” or “B” or “A and B.”
While various aspects and embodiments have been disclosed herein, other aspects and embodiments will be apparent to those skilled in the art. The various aspects and embodiments disclosed herein are for purposes of illustration and are not intended to be limiting, with the true scope and spirit being indicated by the following claims.