Efficient readout schemes for analog memory cell devices using multiple read threshold sets

Abstract

A method for data readout includes storing two or more candidate sets of read thresholds for reading from a memory device that includes a plurality of analog memory cells. A group of the memory cells from which data is to be read is identified. An order is defined among the candidate sets of the read thresholds responsively to a criterion defined over the group of the memory cells. Data readout from the group of the memory cells is attempted by iterating over the candidate sets according to the order, until the data is read successfully.

Description

FIELD OF THE INVENTION

The present invention relates generally to memory devices, and particularly to methods and systems for reading data from analog memory cells.

BACKGROUND OF THE INVENTION

Several types of memory devices, such as Flash memories, use arrays of analog memory cells for storing data. Each analog memory cell stores a quantity of an analog value, also referred to as a storage value, such as an electrical charge or voltage. This analog value represents the information stored in the cell. In Flash memories, for example, each analog memory cell holds a certain amount of electrical charge. The range of possible analog values is typically divided into intervals, each interval corresponding to one or more data bit values. Data is written to an analog memory cell by writing a nominal analog value that corresponds to the desired bit or bits.

Some memory devices, commonly referred to as Single-Level Cell (SLC) devices, store a single bit of information in each memory cell, i.e., each memory cell can be programmed to assume either of two possible programming levels. Higher-density devices, often referred to as Multi-Level Cell (MLC) devices, store two or more bits per memory cell, i.e., can be programmed to assume more than two possible programming levels.

SUMMARY OF THE INVENTION

An embodiment of the present invention provides a method for data readout, including:

storing two or more candidate sets of read thresholds for reading from a memory device that includes a plurality of analog memory cells;

identifying a group of the memory cells from which data is to be read;

defining an order among the candidate sets of the read thresholds responsively to a criterion defined over the group of the memory cells; and

attempting to read data from the group of the memory cells by iterating over the candidate sets according to the order, until the data is read successfully.

In some embodiments, defining the order includes causing a first candidate set, which has a first likelihood of reading the data successfully, to appear in the order before a second candidate set, which has a second likelihood, smaller than the first likelihood, of reading the data successfully. In an embodiment, the candidate sets include at least first and second candidate sets defined respectively for first and second life-cycle stages of the memory cells, and the criterion is defined over a current life-cycle stage of the group of the memory cells. In a disclosed embodiment, the candidate sets include at least first and second candidate sets defined respectively for first and second temperatures of the memory cells, and the criterion is defined over a current temperature of the group of the memory cells.

In another embodiment, the candidate sets include at least first and second candidate sets defined respectively for first and second levels of interference affecting the memory cells, and the criterion is defined over a current interference level affecting the group of the memory cells. In yet another embodiment, the candidate sets include at least first and second candidate sets defined respectively for first and second locations of the memory cells in the memory device, and the criterion is defined over a location of the group of the memory cells in the memory device. In some embodiments, the method includes recording in a data structure an identity of a successful candidate set using which the data was read successfully from the group, and, when preparing to perform subsequent readout from the group, defining the order for performing the subsequent readout responsively to the successful candidate set recorded in the data structure.

There is additionally provided, in accordance with an embodiment of the present invention, a data storage apparatus, including:

a plurality of analog memory cells; and

circuitry, which is configured to store two or more candidate sets of read thresholds for reading from the analog memory cells, to identify a group of the memory cells from which data is to be read, to define an order among the candidate sets of the read thresholds responsively to a criterion defined over the group of the memory cells, and to attempt to read data from the group of the memory cells by iterating over the candidate sets according to the order, until the data is read successfully.

The present invention will be more fully understood from the following detailed description of the embodiments thereof, taken together with the drawings in which:

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram that schematically illustrates a memory system, in accordance with an embodiment of the present invention;

FIG. 2 is a graph showing threshold voltage distribution in a group of analog memory cells, in accordance with an embodiment of the present invention; and

FIGS. 3-6 are flow charts that schematically illustrate methods for reading data from analog memory cells, in accordance with embodiments of the present invention.

DETAILED DESCRIPTION OF EMBODIMENTS

Overview

Embodiments of the present invention that are described hereinbelow provide improved methods and systems for data readout from analog memory cells. In some embodiments, a memory system comprises a memory controller and a memory device that includes multiple analog memory cells. The controller and the memory device support an interface, over which the controller notifies the memory device of the programming status of certain groups of memory cells. For example, when the memory cells are arranged in word lines, each word line storing multiple memory pages, the programming status of a given word line can indicate which memory pages are actually programmed in this word line. When reading a requested memory page from a group of memory cells, the memory device selects an appropriate reading configuration based on the programming status reported by the controller.

In some embodiments, the controller indicates to the memory device the programming status of the same group of memory cells (e.g., word line) from which the requested page is to be read. This technique reduces the readout time, because the memory device does not need to determine the programming status by reading the memory cells. The memory device may modify various properties of the readout process, such as the positions of read thresholds, based on the reported programming status.

In another disclosed method, when intending to read a memory page from a given group of memory cells, the controller indicates to the memory device the programming status of one or more neighboring cell groups (e.g., neighboring word lines). The memory device then selects the reading configuration based on the programming status of the neighboring cell groups. In alternative embodiments, the memory device reads the programming status directly from the neighboring cell groups, irrespective of reports from the controller.

The programming status of a neighboring cell group is important in the readout process because it is often indicative of the level of interference that is potentially caused by this neighboring cell group. The memory device can match the reading configuration to this expected interference, for example by selecting appropriate read thresholds and/or selectively activating an interference cancellation process. As a result, reading performance is improved. Moreover, the computational complexity and latency associated with interference cancellation can be reduced, because interference cancellation is invoked only when strong interference is likely to be present.

In some embodiments, the memory system stores multiple sets of candidate read thresholds for reading the analog memory cells. Each candidate set of read thresholds is best suited for readout under certain circumstances (e.g., start-of-life of the memory cells, end-of-life of the memory cells, low temperature, high temperature, strong interference or weak interference). When intending to read a group of memory cells, the system evaluates a predefined criterion with respect to this cell group, and then defines an order among the candidate sets of read thresholds based on the criterion. Typically, the criterion is defined so that candidate sets that are most likely to enable successful readout appear early in the order. The system attempts to read the memory cells by iterating over the candidate sets according to the above-defined order. Since the order is defined so as to match the current circumstances of the cell group in question, readout is likely to succeed after a small number of attempts. As a result, the average number of read operations and the average reading time are reduced.

System Description

FIG. 1 is a block diagram that schematically illustrates a memory system 20, in accordance with an embodiment of the present invention. System 20 can be used in various host systems and devices, such as in computing devices, cellular phones or other communication terminals, removable memory modules (“disk-on-key” devices), Solid State Disks (SSD), digital cameras, music and other media players and/or any other system or device in which data is stored and retrieved.

System 20 comprises a memory device 24, which stores data in a memory cell array 28. The memory array comprises multiple analog memory cells 32. In the context of the present patent application and in the claims, the term “analog memory cell” is used to describe any memory cell that holds a continuous, analog value of a physical parameter, such as an electrical voltage or charge. Array 32 may comprise solid-state analog memory cells of any kind, such as, for example, NAND, NOR and Charge Trap Flash (CTF) Flash cells, phase change RAM (PRAM, also referred to as Phase Change Memory—PCM), Nitride Read Only Memory (NROM), Ferroelectric RAM (FRAM), magnetic RAM (MRAM) and/or Dynamic RAM (DRAM) cells.

The charge levels stored in the cells and/or the analog voltages or currents written into and read out of the cells are referred to herein collectively as analog values, storage values or analog storage values. Although the embodiments described herein mainly address threshold voltages, the methods and systems described herein may be used with any other suitable kind of storage values.

System 20 stores data in the analog memory cells by programming the cells to assume respective memory states, which are also referred to as programming levels. The programming levels are selected from a finite set of possible levels, and each level corresponds to a certain nominal storage value. For example, a 2 bit/cell MLC can be programmed to assume one of four possible programming levels by writing one of four possible nominal storage values into the cell.

Memory device 24 comprises a reading/writing (R/W) unit 36, which converts data for storage in the memory device to analog storage values and writes them into memory cells 32. In alternative embodiments, the R/W unit does not perform the conversion, but is provided with voltage samples, i.e., with the storage values for storage in the cells. When reading data out of array 28, R/W unit 36 converts the storage values of memory cells 32 into digital samples having a resolution of one or more bits. Data is typically written to and read from the memory cells in groups that are referred to as pages. In some embodiments, the R/W unit can erase a group of cells 32 by applying one or more negative erasure pulses to the cells.

The storage and retrieval of data in and out of memory device 24 is performed by a Memory Signal Processor (MSP) 40. MSP 40 comprises an interface 44 for communicating with memory device 24, and a signal processing unit 48, which processes the data that is written into and read from device 24. In some embodiments, unit 48 produces the storage values for storing in the memory cells and provides these values to R/W unit 36. Alternatively, unit 48 provides the data for storage, and the conversion to storage values is carried out by the R/W unit internally to the memory device. Alternatively to using an MSP, the methods described herein can be carried out by any suitable type of memory controller. In some embodiments, unit 48 encodes the data for storage with an Error Correction Code (ECC), and decodes the ECC of data that is read from memory.

MSP 40 communicates with a host 52, for accepting data for storage in the memory device and for outputting data retrieved from the memory device. MSP 40, and in particular unit 48, may be implemented in hardware. Alternatively, MSP 40 may comprise a microprocessor that runs suitable software, or a combination of hardware and software elements.

The configuration of FIG. 1 is an exemplary system configuration, which is shown purely for the sake of conceptual clarity. Any other suitable memory system configuration can also be used. For example, although the example of FIG. 1 shows a single memory device, in alternative embodiments MSP 40 may control multiple memory devices 24. Elements that are not necessary for understanding the principles of the present invention, such as various interfaces, addressing circuits, timing and sequencing circuits and debugging circuits, have been omitted from the figure for clarity.

In the exemplary system configuration shown in FIG. 1, memory device 24 and MSP 40 are implemented as two separate Integrated Circuits (ICs). In alternative embodiments, however, the memory device and the MSP may be integrated on separate semiconductor dies in a single Multi-Chip Package (MCP) or System on Chip (SoC), and may be interconnected by an internal bus. Further alternatively, some or all of the MSP circuitry may reside on the same die on which the memory array is disposed. Further alternatively, some or all of the functionality of MSP 40 can be implemented in software and carried out by a processor or other element of the host system. In some embodiments, host 44 and MSP 40 may be fabricated on the same die, or on separate dies in the same device package.

In some embodiments, MSP 40 (or other memory controller that carries out the methods described herein) comprises a general-purpose processor, which is programmed in software to carry out the functions described herein. The software may be downloaded to the processor in electronic form, over a network, for example, or it may, alternatively or additionally, be provided and/or stored on tangible media, such as magnetic, optical, or electronic memory.

In an example configuration of array 28, memory cells 32 are arranged in multiple rows and columns, and each memory cell comprises a floating-gate transistor. The gates of the transistors in each row are connected by word lines, and the sources of the transistors in each column are connected by bit lines. The memory array is typically divided into multiple pages, i.e., groups of memory cells that are programmed and read simultaneously.

Pages are sometimes sub-divided into sectors. In some embodiments, each page occupies an entire row of the array, i.e., an entire word line. For two-bit-per-cell devices, for example, each word line stores two pages. In alternative embodiments, each row (word line) can be divided into two or more pages. For example, in some devices each row is divided into two pages, one comprising the odd-order cells and the other comprising the even-order cells. In an example implementation, a two-bit-per-cell memory device may have four pages per row, a three-bit-per-cell memory device may have six pages per row, and a four-bit-per-cell memory device may have eight pages per row.

Erasing of cells is usually carried out in blocks that contain multiple pages. Typical memory devices may comprise several thousand erasure blocks. In a typical two-bit-per-cell MLC device, each erasure block is on the order of 32 word lines, each comprising several tens of thousands of cells. Each word line of such a device is often partitioned into four pages (odd/even order cells, least/most significant bit of the cells). Three-bit-per cell devices having 32 word lines per erasure block would have 192 pages per erasure block, and four-bit-per-cell devices would have 256 pages per block. Alternatively, other block sizes and configurations can also be used. Some memory devices comprise two or more separate memory cell arrays, often referred to as planes. Since each plane has a certain “busy” period between successive write operations, data can be written alternately to the different planes in order to increase programming speed.

FIG. 2 is a graph showing threshold voltage distribution in a group of analog memory cells 32 of memory device 24, in accordance with an embodiment of the present invention. In the present example, the memory cells comprise eight-level MLC, each storing three bits. Each memory cell is programmed to one of eight predefined programming states denoted S1 . . . S8, with each programming state representing a respective combination of three bits. Each programming state corresponds to a certain interval on the threshold voltage (V_TH) axis.

The memory cells that are programmed to the different memory states have threshold voltages that are statistically distributed in accordance with distributions 60. The three bits stored in a given memory cell are referred to herein as a Least Significant Bit (LSB), a Center Significant Bit (CSB) and a Most Significant Bit (MSB). For example, the memory cells that are programmed with “001” (LSB=″0″, CSB=″0″, MSB=″1″) are associated with programming state S5. The terms LSB, CSB and MSB are used only as a reference to specific MLC bits within the memory cell, and do not imply that certain bits are more important than others. Any other suitable terminology can also be used.

R/W unit 36 typically reads data from a group of memory cells by comparing their threshold voltages to one or more read thresholds, in order to identify the programming state of each read memory cell. The read thresholds are typically positioned in boundary regions between adjacent programming states, in order to differentiate between the threshold voltage intervals of different programming states. In the example of FIG. 2, the R/W unit can read the three bits from a group of memory cells by comparing their threshold voltages to seven read thresholds 64.

In many practical scenarios, the shapes and positions of distributions 60 often vary with time, for example because of electrical charge leakage and other impairments. Distributions 60 may also vary with operating conditions, such as temperature. Therefore, R/W unit 36 sometimes modifies the positions of the read thresholds in order to track the current positions of the threshold voltage distributions and maintain low read error probability. The R/W unit may use any suitable method for adaptively modifying the read threshold positions. Example methods are described in PCT International Publications WO 2007/132457, WO 2008/053472 and WO 2008/111058, whose disclosures are incorporated herein by reference.

In a typical implementation, different MLC bits in a given group of memory cells correspond to different memory pages. For example, a group of eight-level memory cells can be used for storing three memory pages, one page in the cell LSBs, another page in the CSBs, and a third page in the MSBs of the cells. These memory pages are referred to herein as an LSB page, CSB page and MSB page, respectively. Similarly, a group of four-level memory cells can be used for storing two memory pages, one page in the cell LSBs and another page in the cell MSBs. generally, a group of N bits/cell memory cells is typically capable of storing N memory pages. Within a given group of memory cells, programming typically progresses from LSB to MSB.

In some cases, however, a given group of N bits/cell memory cells (e.g., a word line) can be programmed with less than N pages, either temporarily or permanently. Such a group of memory cells is referred to herein as partially programmed. A group of N bits/cell memory cells in which all N pages are programmed is referred to herein as fully programmed. For example, a group of 3 bits/cell memory cell can be partially programmed with only the LSB page or with only the LSB and CSB pages.

When a group of memory cells is programmed with only the LSB page, the threshold voltages of these memory cells populate only two programming states. When a group of memory cells is programmed with only the LSB and CSB pages, the threshold voltages of the memory cells populate four programming states. The positions of the programming states in a partially-programmed group of memory cells are not necessarily a subset of the full set of programming states. The shape (e.g., variance) of the threshold voltage distributions may also differ depending on whether the group of cells is fully programmed or partially programmed. Typically, the threshold voltages (e.g., the average or maximum threshold voltage) in a partially-programmed group of memory cells are considerably lower than those of a fully-programmed group of memory cells.

Typically, R/W unit 36 programs and reads memory pages from groups of memory cells using a predefined set of read and write commands. Typically, a different read command is defined for reading each page type (e.g., an LSB read command, a CSB read command and an MSB read command), since the R/W unit performs different operation sequences when reading different types of pages. Similarly, a different write command is defined for programming each page type (e.g., an LSB write command, a CSB write command and an MSB write command).

Typically, each type of read command uses a certain subset of the read thresholds for reading the appropriate page type. In the configuration of FIG. 2, for example, the LSB read command uses a single read threshold positioned between programming states S4 and S5. The CSB read command uses two read thresholds, which are positioned between programming states S2 and S3 and between programming states S6 and S7. The MSB read command uses four read thresholds, which are positioned between programming states S1 and S2, between programming states S3 and S4, between programming states S5 and S6 and between programming states S6 and S7.

Efficient Controller-Assisted Readout

As explained above, the shapes and positions of the threshold voltage distributions that correspond to a given page type may vary depending on whether the memory cells are partially programmed or fully programmed. Therefore, when reading a given page from a given group of cells, R/W unit 36 may select the reading configuration for reading the page depending on the programming status of the group of cells. In particular, the R/W unit may select the reading configuration depending on which pages are programmed in that group. For example, when reading the CSB page from a certain group of cells, the R/W unit may select a certain reading configuration if all three pages (LSB, CSB and MSB) have been programmed, and a different reading configuration if only the LSB and CSB have been programmed.

The R/W unit may vary the reading configuration by varying any suitable attribute of the read commands based on the programming status of the cell group. In some embodiments, the R/W unit may vary the positions of the read thresholds depending on which pages have been programmed. For example, the R/W unit may execute a CSB read command with a certain set of read thresholds when all three pages (LSB, CSB and MSB) are programmed, and a different set of read thresholds when only the LSB and CSB are programmed. As another example, the R/W unit may modify the readout integration time (i.e., the time duration over which the bit line currents or voltages are sensed and integrated) based on the programming status of the cell group. Certain aspects of the integration time used for reading analog memory cells are also addressed in PCT International Publication WO 2008/053473, whose disclosure is incorporated herein by reference.

In some embodiments, the reading configuration is modified by the MSP, either in addition to or instead of modifying the reading configuration by the R/W unit. For example, in many practical cases, a page that belongs to a partially-programmed word line is likely to have fewer errors than a page that belongs to a fully-programmed word line. In some embodiments, the MSP modifies the ECC decoding scheme for decoding the ECC of a given page, based on the programming status of the word line to which the page belongs. For example, the MSP may apply a simpler ECC decoding scheme (e.g., a scheme that is capable of correcting fewer errors and has a shorter decoding time) for decoding a page that belongs to a partially-programmed word line, and a more complex ECC decoding scheme for decoding a page that is part of a fully-programmed word line. Using this technique, the ECC decoding time and the power consumption of the ECC decoder can be reduced. Additionally or alternatively, the R/W unit may select the reading configuration in any other suitable manner, depending on which pages are actually programmed in the memory cell group in question.

In some embodiments, memory device 24 receives an indication of the programming status of the cell group from MSP 40. The MSP typically keeps record of the programming status of the different cell groups (e.g., which pages have already been programmed in each word line), and can therefore provide this information to the memory device.

In these embodiments, the MSP and the memory device support an interface (e.g., a command interface or signal interface) that enables this sort of notification. In some embodiments, the MSP indicates the programming status of the cell group as part of the read command it sends to the memory device. For example, a command interface between the MSP and the memory device may support a read command that specifies (1) the word line to be read, (2) the page type (e.g., LSB, CSB or MSB page) to be read from this word line, and (3) the programming status of this word line (e.g., which of the LSB, CSB and MSB pages are programmed). Alternatively, the MSP may indicate the programming status of the cell group to the memory device in a separate command, or using any other suitable mechanism.

In some memory devices, the programming status of each word line is stored in one or more status flags in the memory cells of the word line. It is possible in principle for the R/W unit to read these status flags and set the reading configuration accordingly. This scheme, however, involves reading additional memory cells before setting the reading configuration, and therefore increases the overall sense time. By using the disclosed method that reports the programming status from the MSP, the memory device can avoid reading this information from the memory device, and thus reduce the overall sense time. In an example Flash memory device, the reduction in sense time is on the order of 25 μS.

FIG. 3 is a flow chart that schematically illustrates a method for reading data from analog memory cells 32, in accordance with an embodiment of the present invention. The method begins with MSP 40 receiving from host 52 a request to retrieve certain data, at a host requesting step 70. The requested data is assumed to be stored in one or more memory pages in memory device 24.

The MSP sends to memory device 24 (using unit 48 via interface 44) a read command for retrieving one of the requested pages, at a read requesting step 74. The MSP also notifies the memory device of the programming status of the word line of the requested page. In particular, the programming status indicates which pages in this word line are programmed. The programming status notification may be part of the read command or it may be provided to the memory device separately.

R/W unit 36 in memory device 24 selects and sets the reading configuration for reading the requested page based on the reported programming status, at a reading setup step 78. For example, the R/W unit may select and set the read thresholds for reading the requested page based on the programming status indicated by the MSP. The R/W unit then reads the requested page using the selected reading configuration, at a reading step 82. The read page is provided to the MSP. When the data requested by the host spans multiple pages, the process of steps 74-82 is typically repeated for each page. The MSP sends the read data to the host.

Consider, for example, a 2 bits/cell memory device, which stores two pages in each word line. In some embodiments, this memory device can be optimized to have minimal read latency in reading the fully-programmed word lines, or in reading the partially-programmed word lines. When the memory device is optimized for short reading latency in reading the fully-programmed word lines, the latency in reading the partially-programmed word lines will typically be increased, and vice versa. In many practical implementations, most of the word lines are fully programmed and only few word lines are partially programmed, so that optimization for short reading latency in reading the fully-programmed word lines may be preferred.

In some cases, however, there is a benefit in optimizing the device for minimal reading latency in reading partially-programmed word lines. For example, management data is sometimes stored in MLC devices using only the LSB pages (while refraining from programming the respective MSB pages of these word lines) so as to achieve higher storage reliability. When using this technique, a large number of word lines may be partially programmed, so that optimization for short reading latency in reading the partially-programmed word lines may be preferred. The method of FIG. 3 can be used with either kind of optimization. Similar considerations and optimizations can be applied in other kinds of MLC devices, such as when storing 2 bits/cell in a 3 bits/cell device.

In some embodiments, R/W unit 36 selects the reading configuration for reading a given page based on the programming status of one or more neighboring cell groups, e.g., neighboring word lines. (This scheme can be applied additionally or alternatively to setting the reading configuration based on the programming status of the cell group from which the requested page is read.) The programming status of a neighboring cell group affects the readout process from the given cell group because it is indicative of the level of interference that is potentially caused by this neighboring cell group.

Typically, the memory cells in a partially-programmed neighboring word line are expected to cause less interference to the given cell group in comparison with a fully-programmed neighboring word line, for several reasons. For example, the memory cells in a partially-programmed neighboring word line usually have relatively low threshold voltages, and are therefore expected to cause less interference. Moreover, some memory devices program each word line using an iterative Programming and Verification (P&V) process, and employ a page programming order that is optimized for interference. In such devices, when a word line is partially programmed, its interference to the previous word line is usually already cancelled by the P&V programming process of the previous word line.

In some embodiments, when intending to read a given page from a given cell group, the MSP notifies the memory device of the programming status of one or more neighboring cell groups (e.g., neighboring word lines). The memory device (and in particular R/W unit 36) selects the reading configuration for reading the given page based on the reported status of the neighboring cell groups. The MSP may send the programming status of the neighboring cell groups to the memory device as part of the read command, or separately. As explained above, the MSP and the memory device may support a command or signal interface for this purpose.

R/W unit 36 in memory device 24 may select and set the reading configuration based on the reported programming status of neighboring cell groups in any suitable manner. In some embodiments, the R/W unit may select the read thresholds for reading the given page based on the programming status of neighboring cell groups. For example, the R/W unit may select a set of read thresholds that is best suited for strong interference scenarios when the reported programming status indicates that neighboring cell groups are fully programmed. When the programming status indicates that neighboring cell groups are not programmed or only partially programmed, the R/W unit may select another set of read thresholds that is suitable for low interference scenarios.

As another example, the R/W unit may decide whether or not to apply an interference cancellation process to the read memory page, based on the programming status of neighboring cell groups. Applying interference cancellation typically involves reading one or more neighboring memory cell groups in order to assess the interference they cause. Having access to the programming status of neighboring cell groups enables the R/W unit to read a certain neighboring cell group selectively, e.g., only when the programming status indicates that this cell group is likely to cause strong interference.

For example, the R/W unit may read a certain neighboring cell group only, and apply interference cancellation using this neighboring cell group, only if the neighboring cell group is fully programmed or programmed with at least a certain number of pages. For example, in a 3 bits/cell device, the R/W unit may read and perform interference cancellation using a certain neighboring word line only if at least the LSB and CSB pages in that word line are programmed. If only the LSB is programmed, reading and interference cancellation may be skipped. Thus, by having the programming status of neighboring cell groups reported to the memory device, the R/W unit and/or the MSP may activate interference cancellation only when necessary. Therefore, the average number of read operations and/or the average number of computations is reduced.

As noted above, some memory devices store the programming status of each word line in one or more status flags in the memory cells of the word line. It is possible in principle for the R/W unit to read the status flags of the neighboring word lines and set the reading configuration from the given word line accordingly. This scheme, however, involves performing additional reading operations from the neighboring word lines, and therefore increases the overall reading time. By reporting the programming status of neighboring word lines from the MSP, the memory device can avoid reading this information from the neighboring lines, and thus reduce the overall sense time.

When carrying out the above-described method, any suitable interference cancellation method can be used. Example methods are described in PCT International Publications WO 2007/132453 and WO 2008/026203 and U.S. Patent Application Publication 2009/0158126, whose disclosures are incorporated herein by reference, and in PCT International Publication WO 2007/132457, cited above.

Additionally or alternatively, memory device 24 may select any other suitable property of the reading configuration based on the programming status of neighboring cell groups, using any other suitable criteria. In some embodiments, the criteria may attempt to minimize the average readout time, the maximum readout time, or both.

FIG. 4 is a flow chart that schematically illustrates a method for reading data from analog memory cells 32, in accordance with an embodiment of the present invention. The method begins with MSP 40 receiving from host 52 a request to retrieve certain data, at a data requesting step 90. The requested data is assumed to be stored in one or more memory pages in memory device 24. The MSP sends to memory device 24 (using unit 48 via interface 44) a read command for retrieving one of the requested pages, at a read command sending step 94. The MSP notifies the memory device of the programming status of one or more word lines that neighbor the word line of the requested page, at a neighbor status reporting step 98. The programming status typically indicates which pages in the neighboring word lines are programmed. As noted above, the programming status notification may be part of the read command or it may be provided to the memory device separately.

R/W unit 36 in memory device 24 selects and sets the reading configuration for reading the requested page based on the reported programming status of the neighboring word lines, at a reading selection step 102. The R/W unit then reads the requested page using the selected reading configuration, at a reading step 106. The read page is provided to the MSP. When the data requested by the host spans multiple pages, the process of steps 94-106 is typically repeated for each page. The MSP sends the retrieved data to the host.

In alternative embodiments, R/W unit 36 in memory device 24 obtains the programming status of the neighboring word lines by reading the status flags of these word lines, independently of the MSP. The R/W unit then selects the reading configuration based on the read programming status of the neighboring word lines.

FIG. 5 is a flow chart that schematically illustrates a method for reading data from analog memory cells 32, in accordance with an embodiment of the present invention. The method begins with R/W unit 36 receiving a read command from MSP 40, at a read requesting step 110. The read command addresses a given page that is stored in a given word line. The R/W unit reads the status flags of one or more neighboring word lines, at a neighbor status reading step 114. Based on the read status flags, R/W unit 36 determines which pages in each neighboring word lines are programmed. Based on this information, the R/W unit selects the appropriate reading configuration, at a configuration selection step 118. The R/W unit then reads the given page from the given word line using the selected reading configuration, at a readout step 122. The read page is provided from the memory device to the MSP. When carrying out the method of FIG. 5, any of the selection criteria and reading configurations described with respect to FIG. 4 above can be used.

Adaptive Ordering of Read Threshold Sets

As explained above, the threshold voltage distributions in memory cells 32 may vary with time and/or operating conditions. The threshold voltage distributions may also differ among different cell groups in the memory device, such as between odd- and even-order cells in a word line, or between a word line at the edge of an erasure block and a word line at the interior of the block. Variations in the threshold voltage distributions may also occur as a result of interference or for any other reason. Because of these variations, in many cases a single set of read thresholds does not provide adequate reading performance under all circumstances.

In some embodiments, system 20 holds two or more candidate sets of read thresholds. Typically, each candidate set of read thresholds performs well under certain circumstances and may perform poorly under other circumstances. For example, system 20 may hold multiple candidate sets of read thresholds that match different stages in the life cycle of the memory device (e.g., a start-of-life set, a mid-life set and an end-of-life set). Additionally or alternatively, the system may hold candidate sets of read thresholds that are suitable for different temperatures, different levels of interference from neighboring cells, different locations in the memory array, and/or any other conditions. Some candidate sets may represent combinations of conditions, e.g., a candidate set that is best suited for end-of-life at high temperature.

In many cases, however, the number of candidate sets is large, and trying them sequentially in order to find the best-performing set for a given read operation increases the reading time considerably. Therefore, in some embodiments system 20 evaluates a criterion with respect to the memory cells in question, and then orders the candidate sets according to this criterion. The order is defined so that candidate sets that are more likely to provide good reading performance appear first. Ideally, the candidate sets are ordered in descending order of their likelihood to read the memory cells successfully.

When attempting to read the memory cells, system 20 iterates over the candidate sets, i.e., tries the candidate sets one by one, according to the above-described order. Since the candidate sets that are most likely to succeed are attempted first, the average number of attempts is considerably reduced because of the adaptive ordering. As a result, the average reading time is reduced.

System 20 may use various criteria for ordering the candidate sets of read thresholds when intending to read a given group of memory cells. The order may depend, for example, on the current wear level of the cell group in question (e.g., the number of programming and erasure cycles the cell group has gone through). In this example, if the cell group to be read is relatively aged, end-of-life candidate sets will appear early in the order, and vice versa. As another example, the order may depend on the current temperature of the memory device. In this example, if the memory device currently operates at high temperature, candidate sets suitable for high temperature will appear first in the order, and vice versa.

As yet another example, the order may depend on the location of the cell group in array 28. For example, if the cell group is located in the first or last word line of an erasure block, candidate set that are suitable for such locations will appear first. The order may alternatively depend on the level of interference inflicted on the cell group. If the cell group in question suffers from severe interference, candidate sets suitable for high interference will appear first, and vice versa. The level of interference can be assessed using various means. For example, the memory device may read the status flags of neighboring word lines in order to determine which pages in those word lines are already programmed. The programming status of neighboring word lines, as explained above, can be used as an indication of the interference level in the cell group. Alternatively, the programming status of neighboring word lies can be reported to the memory device by the MSP. Additionally or alternatively, the ordering of the candidate sets of read thresholds may depend on any other suitable criterion defined with respect to the cell group to be read.

FIG. 6 is a flow chart that schematically illustrates a method for reading data from analog memory cells 32, in accordance with an embodiment of the present invention. The method begins with system 20 storing multiple candidate sets of read thresholds, at a candidate storage step 130. When intending to read certain data, system 20 identifies a given group of memory cells from which the data is to be read. The system then evaluates a criterion that is defined with respect to the memory cells in this group, at a criterion evaluation step 134. The system may evaluate any of the criteria described above, or any other suitable criterion. System 20 arranges the candidate sets of read thresholds in a certain order, based on the evaluated criterion, at an ordering step 138.

System 20 starts with the first candidate set in the order. R/W unit 36 sets this threshold set and attempts to read the memory cells in the group, at a readout attempting step 142. The system checks whether the readout attempt was successful, at a success checking step 146. In some embodiments, the stored data is encoded with an Error Correction Code (ECC) or Error Detection Code (EDC), and the system decodes the ECC or EDC when reading the data. If the ECC or EDC is decoded without errors, the readout attempt is regarded as successful. If the readout attempt is successful, system 20 outputs the read data, at a success termination step 150, and the method terminates.

If, on the other hand, the readout attempt failed, system 20 checks whether all candidate sets in the order were already attempted, at a set checking step 154. If all candidate sets have been attempted without success, the system reports failure, at a failure termination step 158, and the method terminates. If not all candidate sets have been attempted, system 20 selects and sets the next candidate set according to the order, at a set incrementing step 162. The method then loops back to step 142 above, in which the system attempts to read the data using the next candidate set of read thresholds.

The method of FIG. 6 can be carried out by MSP 40, by R/W unit 36, or jointly by the MSP and the R/W unit. For example, the MSP may define the order of candidate sets, and send the desired order to the memory device as part of the read command. In this example, the memory device may attempt readout according to the order sent by the MSP, and return the read results once the readout is successful. (The memory device may use any suitable internal indications for successful readout, such as the number of “1” and/or “0” values in the read page.) In alternative embodiments, any other suitable partitioning of functions between the MSP and the memory device can be defined.

In some embodiments, MSP 40 and/or R/W unit 36 may record the set of read thresholds for which readout was successful, for future use. The MSP and/or R/W unit may attempt this read threshold set first when performing subsequent read operations from the cell group in question. Since this read threshold set was provided successful readout in a certain read operation from the cell group, it is likely to be successful in the next readout operation from this cell group. In alternative embodiments, the MSP and/or R/W unit may consider this read threshold set in any other way when defining the order for performing subsequent read operations from the cell group, e.g., by placing it in one of the first places in the order, but not necessarily in the first place.

Typically, the MSP and/or the memory device holds a data structure that holds the values of the previously-successful read thresholds for each cell group (e.g., for each erasure block). When preparing to perform readout from a given cell group, the MSP and/or R/W unit retrieves the previously-successful read threshold values from the data structure, and uses them when defining the order of candidate read threshold sets.

Although the embodiments described herein mainly address solid state memory devices, the methods and systems described herein can also be used in other types of storage devices, such as Hard Disk Drives (HDD). Although the embodiments described herein refer mainly to MLC devices, the methods and systems described herein can be used with SLC devices, as well.

It will thus be appreciated that the embodiments described above are cited by way of example, and that the present invention is not limited to what has been particularly shown and described hereinabove. Rather, the scope of the present invention includes both combinations and sub-combinations of the various features described hereinabove, as well as variations and modifications thereof which would occur to persons skilled in the art upon reading the foregoing description and which are not disclosed in the prior art.

Claims

1. A method for data readout, comprising: storing two or more candidate sets of read thresholds for reading from a memory device that includes a plurality of analog memory cells;identifying a group of the memory cells from which data is to be read;defining an order among the candidate sets of the read thresholds responsively to a criterion defined over the group of the memory cells; andattempting to read data from the group of the memory cells by iterating over the candidate sets according to the order, until the data is read successfully.

2. The method according to claim 1, wherein defining the order comprises causing a first candidate set, which has a first likelihood of reading the data successfully, to appear in the order before a second candidate set, which has a second likelihood, smaller than the first likelihood, of reading the data successfully.

3. The method according to claim 1, wherein the candidate sets comprise at least first and second candidate sets defined respectively for first and second life-cycle stages of the memory cells, and wherein the criterion is defined over a current life-cycle stage of the group of the memory cells.

4. The method according to claim 1, wherein the candidate sets comprise at least first and second candidate sets defined respectively for first and second temperatures of the memory cells, and wherein the criterion is defined over a current temperature of the group of the memory cells.

5. The method according to claim 1, wherein the candidate sets comprise at least first and second candidate sets defined respectively for first and second levels of interference affecting the memory cells, and wherein the criterion is defined over a current interference level affecting the group of the memory cells.

6. The method according to claim 1, wherein the candidate sets comprise at least first and second candidate sets defined respectively for first and second locations of the memory cells in the memory device, and wherein the criterion is defined over a location of the group of the memory cells in the memory device.

7. The method according to claim 1, and comprising: recording in a data structure an identity of a successful candidate set using which the data was read successfully from the group; andwhen preparing to perform subsequent readout from the group, defining the order for performing the subsequent readout responsively to the successful candidate set recorded in the data structure.

8. A data storage apparatus, comprising: a plurality of analog memory cells; andcircuitry, which is configured to store two or more candidate sets of read thresholds for reading from the analog memory cells, to identify a group of the memory cells from which data is to be read, to define an order among the candidate sets of the read thresholds responsively to a criterion defined over the group of the memory cells, and to attempt to read data from the group of the memory cells by iterating over the candidate sets according to the order, until the data is read successfully.

9. The apparatus according to claim 8, wherein the order causes a first candidate set, which has a first likelihood of reading the data successfully, to appear in the order before a second candidate set, which has a second likelihood, smaller than the first likelihood, of reading the data successfully.

10. The apparatus according to claim 8, wherein the candidate sets comprise at least first and second candidate sets defined respectively for first and second life-cycle stages of the memory cells, and wherein the criterion is defined over a current life-cycle stage of the group of the memory cells.

11. The apparatus according to claim 8, wherein the candidate sets comprise at least first and second candidate sets defined respectively for first and second temperatures of the memory cells, and wherein the criterion is defined over a current temperature of the group of the memory cells.

12. The apparatus according to claim 8, wherein the candidate sets comprise at least first and second candidate sets defined respectively for first and second levels of interference affecting the memory cells, and wherein the criterion is defined over a current interference level affecting the group of the memory cells.

13. The apparatus according to claim 8, wherein the candidate sets comprise at least first and second candidate sets defined respectively for first and second locations of the memory cells in the memory device, and wherein the criterion is defined over a location of the group of the memory cells in the memory device.

14. The apparatus according to claim 8, wherein the circuitry is configured to record in a data structure an identity of a successful candidate set using which the data was read successfully from the group, and, when preparing to perform subsequent readout from the group, to define the order for performing the subsequent readout responsively to the successful candidate set recorded in the data structure.