Patent Grant
10019933
The present disclosure relates to an electroluminescent (EL) display apparatus, in particular to an EL display apparatus suitable for multi pixel display, such as a 4K2K panel, which includes an organic electroluminescent element (hereinafter, may be referred to as an EL or OLED element), a method for driving the EL display apparatus, a gate driver IC used in the EL display apparatus, and so forth.
In recent years, an electroluminescent (EL) display panel which includes pixels each including an EL element and arranged in a matrix, and an EL display apparatus which includes the EL display panel have already been on the market. An EL element emits light in response to a current flowing through a light emitting layer formed between an anode electrode and a cathode electrode.
A plurality of transistors are arranged in each pixel. Gate signal lines for controlling the transistors arranged in the pixels are formed on an EL display panel.
A transistor supplies a light emission current to the EL display apparatus. Various configurations have been proposed for circuits included in pixels. Furthermore, various configurations have been proposed for methods for supplying pixels with a voltage. For example, Patent Literature (PTL) 1 discloses a configuration in which a driver circuit supplies pixels with an anode voltage.
[PTL 1] Japanese Unexamined Patent Application Publication No. 2007-310311
The present disclosure provides a long-lived, high-quality EL display apparatus which prevents variations in the rise voltage (VT voltage) of a drive transistor.
An EL display apparatus according to an aspect of the present disclosure is an electroluminescent (EL) display apparatus including: a display screen in which pixels are disposed in a matrix, the pixels each including an EL element, a drive transistor which supplies the EL element with a current, and a switch transistor having a source terminal and a drain terminal one of which is connected to a gate terminal of the drive transistor; a source driver circuit which outputs a video signal to be applied to the pixels; a source signal line for transmitting the video signal output by the source driver circuit to the gate terminal of the drive transistor; a gate driver circuit which supplies the switch transistor with a control signal; a first gate signal line for supplying the other of the source terminal and the drain terminal of the switch transistor with a voltage from the gate driver circuit; and a second gate signal line for supplying the gate terminal of the switch transistor with the control signal from the gate driver circuit, wherein the gate driver circuit applies, to the second gate signal line, an on voltage which places the switch transistor in an operating state or an off voltage which places the switch transistor in a non-operating state, the gate driver circuit applies, to the first gate signal line, a first voltage or a second voltage, and the drive transistor is placed in a first state by the gate driver circuit applying the first voltage to the gate terminal of the drive transistor while the switch transistor is on, and is placed in a second state by the gate driver circuit applying the second voltage to the gate terminal of the drive transistor while the switch transistor is on.
According to the present disclosure, a long-lived, high-quality EL display apparatus which prevents variations in the rise voltage (VT voltage) of a drive transistor can be provided.
(Underlying Knowledge Forming Basis of the Present Invention)
The inventors have found that the EL display apparatus mentioned in the “Background Art” section has problems as below.
In a conventional EL display apparatus disclosed in PTL 1, an anode voltage is supplied from a driver circuit 105 to a drive transistor 3B. In contrast, a video signal is applied to the drive transistor 3B via a switch transistor 3A, and the drive transistor 3B supplies an EL element 3D with a light emission current, based on the video signal.
Depending on the video signal applied to the gate terminal and the magnitude of the anode voltage, a rise voltage (Vth voltage) of the drive transistor 3B changes (characteristics changes). Once the Vth voltage changes, even if the same video signal is applied to the drive transistor 3B, a current flowing through the EL element 3D changes. A change in the current causes a change in the brightness of the EL display apparatus or generates color unevenness.
In the EL display apparatus disclosed in PTL 1, the driver circuit 105 supplies the drive transistor 3B with an anode voltage. The voltage applied to a signal line 101 for supplying an anode voltage alternately changes between an off voltage and the anode voltage. Thus, a load is applied to the drive transistor 3B, and consequently the drive transistor 3B deteriorates, which is a problem.
In view of this, the inventors of the present disclosure have conceived an EL display apparatus which prevents a particular change of a drive transistor and a method for driving the EL display apparatus, and also conceived a versatile gate driver circuit which does not depend on the configuration of the EL display apparatus and a pixel circuit of the EL display apparatus.
The following describes in detail embodiments with reference to the drawings as appropriate. However, an unnecessarily detailed description may be omitted. For example, a detailed description of a matter already known well and a redundant description of substantially the same configuration may be omitted. This is intended to avoid making the following description unnecessarily redundant and to facilitate understanding of a person skilled in the art.
Note that the inventors provide the accompanying drawings and the following description in order that a person skilled in the art sufficiently understands the present disclosure, and do not intend to limit the subject matter of the claims by the drawings and description. The embodiments described below each show a preferable, specific example of the present invention. The numerical values, shapes, materials, constituent elements, the arrangement and connection of the constituent elements, steps, the processing order of the steps, and the like described in the following embodiments are examples, and thus are not intended to limit the present invention. Therefore, among the constituent elements in the following embodiments, constituent elements not recited in any of the independent claims defining the most generic part of the inventive concept of the present invention are described as arbitrary constituent elements.
Embodiment
The following describes embodiments with reference to the drawings.
As illustrated in
The gate driver circuit 12a is connected to an end of the gate signal line 17b which is connected to a switch transistor 11b that applies a video signal to the pixel 16, and the gate driver circuit 12b is connected to the other end of the gate signal line 17b. In other words, the gate signal line 17b is a gate signal line for allowing either of the gate driver circuits 12a and 12b disposed on the sides of the display screen 24 of the EL display apparatus to drive (double-sided drive) the pixel 16.
As illustrated in
The gate signal lines 17b, 17c, 17e, and 17d are connected to at least one of the gate driver circuits 12a and 12b, and are connected to pixels 16 belonging to a pixel row. The gate signal lines 17b, 17c, 17e, and 17d have a function of transmitting a signal for controlling a timing for writing a signal voltage to the pixels 16 belonging to the pixel row, and a signal for controlling a timing for applying, to the pixels 16, various voltages such as an initializing voltage and a reference voltage.
In other words, the gate driver circuits 12a and 12b are connected to at least one of the gate signal lines 17b, 17c, 17e, and 17d, and have a function of controlling, by outputting a selection signal for selecting pixels 16 from the gate driver circuits 12a and 12b to the gate signal lines 17b, 17c, 17e, and 17d, conduction (on) and non-conduction (off) of switch transistors 11 (11a, 11b, 11c, 11d, and 11e) included in the selected pixels 16.
The gate signal line 17b is connected to the switch transistor 11b. The switch transistor 11b supplies the drive transistor 11a with a video signal applied to the source signal line 18. The switch transistor 11b needs to perform high-speed on/off operation (high slew rate operation). The gate signal line 17b achieves high slew rate operation, due to being driven by the two gate driver circuits 12a and 12b (double-sided driven).
The gate signal line 17b is driven by both the gate driver circuits 12a and 12b, thus eliminating, for instance, brightness gradient on left, right, and central portions of the display screen 24, and achieving favorable image display. Furthermore, even when the gate signal line 17b has great load capacity, the transistors can be driven favorably.
The gate signal line 17a (23) functions as a voltage signal line 23. The gate signal line 17a (23) is driven by the gate driver circuit 12a, but does not transmit or supply an on voltage (operating voltage) and an off voltage (non-operating voltage) for transistors. The gate signal line 17a (23) is a signal line which supplies voltages of plural types to one terminal of the switch transistor 11e. Hereinafter, the gate signal line 17a (23) may be referred to as the voltage signal line 23.
One of the voltages of plural types is a reverse bias voltage (Vnv). Another voltage is a reference voltage (Vref).
The reverse bias voltage (Vnv) is applied to the gate terminal of the drive transistor 11a during the entire or a part of a time period or at a time other than when the pixel 16 is in an image display state (a state where a light emission current is supplied to an EL element 15). The application of the reverse bias voltage (Vnv) reduces or prevents a change in the threshold voltage of the drive transistor.
Here, the reference voltage (Vref) corresponds to a first voltage of the present invention, and the reverse bias voltage (Vnv) corresponds to a second voltage of the present invention. A state where the reference voltage (Vref) is applied to the gate terminal of the drive transistor 11a via the gate signal line 17a (23) while the switch transistor 11e is on is referred to as a first state of the present invention, and a state where the reverse bias voltage (Vnv) is applied to the gate terminal of the drive transistor 11a via the gate signal line 17a (23) while the switch transistor 11e is on is referred to as the second state of the present invention.
Note that the following gives a description, assuming that the reverse bias voltage (Vnv) is applied to the gate terminal of the drive transistor 11a. However, the present embodiment is not limited to this. For example, the reverse bias voltage (Vnv) output by the gate driver circuit 12a may be applied to, for instance, the anode terminal of the EL element 15 or the gate terminal of another switch transistor.
The reverse bias voltage (Vnv) is lower than a video signal voltage if the drive transistor 11a is an n-channel transistor. For example, if the video signal voltage is 0 to 8 (V), the reverse bias voltage (Vnv) is the voltage of 0 (V) or less. Specifically, the reference voltage (Vref) which is the first voltage is a positive voltage, and the reverse bias voltage (Vnv) which is the second voltage is a negative voltage. The reverse bias voltage (Vnv) is a voltage lower than (Vmin−Vmax)/2, where Vmin denotes the minimum voltage of a video signal and Vmax denotes the maximum voltage thereof.
For example, when the minimum voltage of a video signal is Vmin=0 (V) and the maximum voltage thereof is Vmax=8 (V), the reverse bias voltage (Vnv) is a voltage lower than (0−8)/2=−4 (V). Furthermore, the lower limit of the reverse bias voltage (Vnv) is an off state voltage Voff5 of the switch transistor 11e connected to a scanning buffer circuit 21c. For example, if Voff5=−15 (V), the setting range of the reverse bias voltage (Vnv) is between −4 (V) and −15 (V), both inclusive.
In a pixel circuit of the pixel 16 in
Furthermore, the gate driver circuits 12a and 12b each include scanning buffer circuits 21a, 21b, and 21c. The gate driver circuits 12a and 12b are disposed on the left and right of the display screen 24, respectively.
In the configuration of the EL display apparatus illustrated in
The gate driver circuits 12a and 12b are mounted on chip on films (COF) 34, as illustrated in
The source signal lines 18 are provided in correspondence with pixel columns of the display screen 24, or in other words, in correspondence with the number of pixel columns. The source signal lines 18 are connected to the source driver circuit 14, and to pixels 16 belonging to the pixel columns. Note that the gate signal lines 17 (the voltage signal lines 23) and the source signal lines 18 are disposed so as to be orthogonal to one another.
The source driver circuit 14 is connected with one end or both ends of each source signal line 18, and is a drive circuit which has functions of outputting video signals and supplying or applying the video signals to the pixels 16 via the source signal line 18. The source driver circuit 14 is mounted on COFs 34.
As illustrated in
Note that optical absorption coating may be applied to or an optical absorption material may be formed on the surfaces of the COFs 34, or optical absorption sheets may be attached to the surfaces of the COFs 34 so that the COFs 34 absorb light. Furthermore, radiator plates may be disposed or formed on the surfaces of the driver ICs mounted on the COFs 34 so as to dissipate heat from the driver circuits. Furthermore, radiation sheets and radiator plates may be disposed or formed on the back surfaces of the COFs 34, so as to dissipate heat generated by the driver circuits.
The COFs 34 on the source drivers IC 32 side are mounted on a source printed circuit board (PCB) 36 using anisotropic conductive film (ACF) resin. The COFs 34 on the gate driver IC 31 side are mounted on gate PCBs 35 using ACF resin.
A control circuit which is omitted from the illustration has a function of controlling the gate driver circuits 12a and 12b and the source driver circuit 14. The control circuit includes a memory (not illustrated) storing, for instance, correction data of the EL elements 15, and may be configured to read, for instance, the correction data written in the memory, correct a video signal input from the outside, based on the correction data, and output the corrected video signal to the source driver circuit 14.
The EL display apparatus illustrated in
In the gate driver circuits 12a and 12b, the scanning buffer circuits 21a to 21c which drive the voltage signal line 23 (the gate signal line 17a) and the gate signal lines 17a to 17e are formed. The scanning buffer circuits 21a to 21c include shift registers (not illustrated) and buffer circuits which drive, for instance, signal lines (not illustrated).
Note that the gate driver circuits 12a and 12b have a function of reversing the scanning direction. The gate driver circuits 12a and 12b set the scanning direction of internal shift register circuits to the reversed direction, thus reversing the scanning direction for scanning the display screen 24.
In the gate driver circuit 12a, the scanning buffer circuit 21a (22) outputs a VpH voltage or a VpL voltage to the voltage signal line 23. The VpH voltage is a reference voltage and the VpL voltage is a (Vref) voltage in the pixel circuit in
In the gate driver circuit 12a, the scanning buffer circuit 21b outputs a Von2 or Voff2 voltage to the gate signal line 17b. Von2 is a voltage which turns on the switch transistor 11b (causes the switch transistor 11b to operate), and Voff2 is a voltage which turns off the switch transistor 11b (causes the switch transistor 11bnot to operate). The scanning buffer circuit 21c in the gate driver circuit 12aoutputs a Von5 or Voff5 voltage to the gate signal line 17e. Von5 is a voltage which turns on the switch transistor 11e (causes the switch transistor 11e to operate), and Voff5 is a voltage which turns off the switch transistor 11e (causes the switch transistor 11e not to operate).
The gate signal line 17e is electrically connected to the gate terminal of the switch transistor 11e. By turning on the switch transistor 11e (causing the switch transistor 11e to operate), the scanning buffer circuit 21a of the gate driver circuit 12a (22) applies the VpL voltage or the VpH voltage to the gate terminal of the drive transistor 11a.
The gate signal line 17b is electrically connected to the gate terminal of the switch transistor 11b. By tuning on the switch transistor 11b (causing the switch transistor 11b to operate), a video signal applied by the scanning buffer circuit 21b to the source signal line 18 is applied to the pixel 16.
In the gate driver circuit 12b, the scanning buffer circuit 21a outputs the Von2 voltage or the Voff2 voltage to the gate signal line 17b. Note that the gate driver circuits 12a and 12b supply the gate signal line 17b with a selection signal. Accordingly, in the present embodiment, pixels 16 connected to the gate driver circuits 12a and 12b are double-sided driven.
In the gate driver circuit 12b, the scanning buffer circuit 21b outputs a Von3 or Voff3 voltage to the gate signal line 17c. Von3 is a voltage which turns on the switch transistor 11c (causes the switch transistor 11c to operate), and Voff3 is a voltage which turns off the switch transistor 11c (causes the switch transistor 11c not to operate).
In the gate driver circuit 12b, the scanning buffer circuit 21c outputs a Von4 or Voff4 voltage to the gate signal line 17d. Von4 is a voltage which turns on the switch transistor 11d (causes the switch transistor 11d to operate), and Voff4 is voltage which turns off the switch transistor 11d (causes the switch transistor 11d not to operate).
The gate signal line 17c is electrically connected to the gate terminal of the switch transistor 11c. By turning on the switch transistor 11c (causing the switch transistor 11c to operate), a Vini voltage is applied to the drain terminal of the drive transistor 11a.
The gate signal line 17d is electrically connected to the gate terminal of the switch transistor 11d. By turning on the switch transistor 11d (causing the switch transistor 11d to operate), a video signal from the switch transistor 11b is applied to the gate terminal of the drive transistor 11a.
The connection relation among the gate signal line 17a (the voltage signal line 23) and the gate signal lines 17b to 17e, the gate driver circuits 12a and 12b, and the switch transistors 11b to 11e is as follows.
The gate signal line 17a (the voltage signal line 23) and the gate signal lines 17e and 17b are connected to the single gate driver circuit 12a. The switch transistor 11e is connected to the gate signal line 17e. The switch transistor 11e has a function of applying the reference voltage Vref or the reverse bias voltage Vnv to the drive transistor 11a. Note that a low slew rate is sufficient to perform operation for turning on or off the switch transistor 11e, in order to apply the reference voltage Vref or the reverse bias voltage Vnv to the drive transistor 11a.
The gate signal lines 17d and 17c are connected to the single gate driver circuit 12b. The switch transistor 11c is connected to the gate signal line 17c. The switch transistor 11c has a function of applying the initial voltage Vini to the source terminal of the drive transistor 11a. Note that a low slew rate is sufficient to perform operation for turning on or off the switch transistor 11c, in order to apply the initial voltage Vini.
The switch transistor 11d is connected to the gate signal line 17d. The switch transistor 11d has a function of electrically connecting the source terminal of the switch transistor 11b and the gate terminal of the drive transistor 11a. A low slew rate is sufficient to perform this operation of the switch transistor 11d.
Parts (a) and (b) of
Part (a) of
Part (b) of
As illustrated in (a) and (b) of
Here, the configuration of the pixel 16 illustrated in
The drive transistor 11a is a drive element having a drain terminal electrically connected to an anode voltage Vdd which is a first power source line, and a source terminal electrically connected to the anode terminal of the EL element 15. The drive transistor 11a converts a voltage corresponding to a signal voltage applied between the gate terminal and the source terminal, into a drain current corresponding to the signal voltage. Then, the drive transistor 11a supplies the EL element 15 with the drain current as a signal current. The drive transistor 11a includes an N-type thin-film transistor (N-type TFT), for example.
The EL element 15 has an anode terminal electrically connected to the source terminal of the drive transistor 11a, and a cathode terminal electrically connected to a cathode voltage Vss which is a second power source line. The EL element 15 emits light based on the magnitude of a signal current while the drive transistor 11a is passing the signal current. The magnitude of the signal current is determined by the switch transistor 11b applying, to the pixel 16, a video signal applied to the source signal line 18.
The switch transistor 11d has a gate terminal electrically connected to the gate signal line 17d, a source terminal electrically connected to the gate terminal of the drive transistor 11a, and a drain terminal connected to the source terminal of the switch transistor 11b. If the on voltage is applied to the gate signal line 17d, the switch transistor 11d is turned on, and the source terminal of the switch transistor 11b and the gate terminal of the drive transistor 11a are electrically connected.
The switch transistor 11b has a gate terminal electrically connected to the gate signal line 17b, a source terminal electrically connected to the drain terminal of the switch transistor 11d, and a drain terminal electrically connected to the source signal line 18. The switch transistor 11b applies, to the pixel 16, a video signal applied to the source signal line 18.
The switch transistor 11c has a gate terminal electrically connected to the gate signal line 17c, a source terminal electrically connected to the source terminal of the drive transistor 11a, and a drain terminal to which the initial voltage (initializing voltage, Vini) is applied or supplied. The switch transistor 11c has a function of determining a timing when the initial voltage (Vini) is to be applied to the source terminal of the drive transistor 11a and one electrode of a capacitor 19.
The switch transistor 11e has a gate terminal electrically connected to the gate signal line 17e, a source terminal electrically connected to the gate terminal of the drive transistor 11a, and a drain terminal connected to the voltage signal line 23. The switch transistor 11e has a function of determining a timing when the reference voltage (Vref) or the reverse bias voltage (Vnv) is to be applied to the gate terminal of the drive transistor 11a.
The capacitor 19 has a first terminal connected to the source terminal of the switch transistor 11b and a second terminal electrically connected to the anode terminal of the EL element 15. Note that the first terminal of the capacitor 19 may be connected to the source terminal of the switch transistor 11d, and the second terminal thereof may be electrically connected to the anode terminal of the EL element 15. Note that a second capacitor 19a may be disposed (formed) in parallel with the EL element 15.
Here, electrical connection means a state where a path of voltage and a path of current are formed or can be formed. For example, a drive transistor and a transistor A can be said as being electrically connected even if a transistor B is disposed between the drive transistor and the transistor A. Note that in the present disclosure, “connect” may be used to mean “electrically connect.”
In the pixel 16 of
By turning off the switch transistors 11e and 11d, the gate terminal potential of the drive transistor 11a can be set to an off potential or a potential near the off potential. A current which flows into the EL element 15 is interrupted, and light emission of the EL element 15 stops (non-light emission). To supply the EL element 15 with a current, the switch transistors 11e and 11d may be turned on again. On and off of the switch transistors 11e and 11d are controlled, thus achieving intermittent display.
The capacitor 19 is formed or disposed so as to overlap (overlie) one of the source signal line 18 and the gate signal lines 17a to 17e. In this case, the flexibility of the layout improves, thus securing a larger space between elements and achieving an increase in yields.
Regarding the EL element 15 in the pixel 16 illustrated in
The source signal line 18 and the gate signal lines 17a to 17e are insulated by an insulating film or an insulating film (planarization film) made of an acrylics material. A pixel electrode is formed on the insulating film.
Note that a configuration in which a pixel electrode overlies at least a portion of the gate signal lines 17a to 17e and others is referred to as a high aperture (HA) structure. Unnecessary interference light, for instance, decreases and a favorable light emission state can be achieved.
As a pixel electrode of the pixel 16, a transparent electrode which includes tin-doped indium oxide (ITO), IGZO (indium, gallium, zinc, and oxygen), indium zinc oxide (IZO), a transparent amorphous oxide semiconductor (TAOS), or the like can be used.
Note that channels between the drive transistor 11a and the switch transistors 11b to 11e are bidirectional, and thus the names, that is, the source terminal and the drain terminal, are given in order to facilitate the description, and thus the source terminal and the drain terminal may be switched. Further, the source terminal and the drain terminal may be referred to as a first terminal and a second terminal.
A description is given assuming that transistors which include the drive transistor 11a and the switch transistors 11b to 11e are thin-film transistors (TFTs), but the transistors are not limited to TFTs. Each of the drive transistor 11a and the switch transistors 11b to 11e may of course be a field-effect transistor (FET), a metal oxide semiconductor (MOS) FET, a MOS transistor, and a bipolar transistor. These are also thin-film transistors.
Such a transistor is not limited to a thin film element, and may be a transistor formed on a silicon wafer. An example is a transistor formed on and peeled off a silicon wafer, and transferred onto a glass substrate. Another example is a display panel which is a glass substrate on which a transistor chip made from a silicon wafer is mounted by bonding.
Note that it is preferable to employ a lightly doped drain (LDD) structure for the drive transistor 11a and the switch transistors 11b to 11e, regardless of N-type and P-type transistors.
The drive transistor 11a and the switch transistors 11b to 11e may be formed using any of: high-temperature polycrystalline silicon (HTPS); low-temperature polycrystalline silicon (LTPS); continuous grain silicon (CGS); transparent amorphous oxide semiconductors (TAOS), IZO; amorphous silicon (AS); and infrared rapid thermal annealing (RTA).
In
The switch transistors 11b to 11e are not limited to transistors, and for example, may be analog switches which include both P-type and N-type transistors.
It is preferable to employ a top gate structure for the drive transistor 11a and the switch transistors 11b to 11e. That is because employing the top gate structure decreases parasitic capacitance, and allows a gate electrode pattern of the top gate to serve as a light shielding layer which blocks light emitted from the EL element 15, thus reducing malfunction of a transistor and off leak current.
It is preferable to form the drive transistor 11a and the switch transistors 11b to 11e using LTPS. LTPS allows producing N-type and P-type transistors having a top gate structure and less parasitic capacitance, and allows use of a process in which a copper or copper alloy line is employed. Note that it is preferable to employ a three layered structure of Ti—Cu—Ti for a copper line.
It is preferable to perform a process in which a copper line or a copper alloy line can be employed as the line material of the gate signal line 17a (the voltage signal line 23), the gate signal lines 17b to 17e, and the source signal line 18. In this manner, the line resistance of a signal line can be reduced, and a larger EL line panel can be achieved.
It is preferable to employ a three-layered structure of Mo—Cu—Mo for lines such as the gate signal lines 17a to 17e and the source signal line 18, if the transistors 11a to 11e are TAOS.
The pixel 16 in
As illustrated in
The gate signal line 17b is connected to the switch transistor 11b. It is because the switch transistor 11b is a transistor which writes a video signal to the pixel 16, and needs to perform high-speed on/off operation (high slew rate operation). The gate signal line 17b can achieve high slew rate operation by being driven by both the gate driver circuits 12a and 12b.
Note that as an example, the gate driver circuit 12a is disposed on the left of the display screen 24, and the gate driver circuit 12b is disposed on the right side of the display screen 24.
The gate signal line 17b is driven by both the gate driver circuits 12a and 12b, and thus eliminating, for instance, brightness gradient on left, right, and central portions of the display screen 24, and achieving favorable image display. Furthermore, even if the gate signal line 17b has great load capacity, the transistors can be driven favorably.
The source driver circuit (IC) 14A includes a delay circuit (multi-delay circuit) (not illustrated). The delay circuit has a function of varying or adjusting the output timing of a video signal, in synchronization with a clock CLK applied to the source driver circuit (IC) 14 or based on a clock frequency. The delay circuit can set, for each block, a delay time of the source signal lines connected to the source driver circuit (IC) 14. For example, if the single source driver IC (circuit) 14 has 720 source signal lines 18 for each of RGB and the number of blocks for which a delay circuit 204 sets a delay time is 36, the delay circuit 204 can set a value of delay time for each unit that is a set of 60 source signal lines which are obtained by 720×3/36, depending on whether a delay is to be made for the block.
Note that the delay time may be referred to as a multi-delay time. The delay time may be set or adjusted by controlling a timing of sending out a video signal from the source driver circuit (IC) 14. The source driver circuit (IC) 14 controls the delay time based on the timing control by an internal digital-to-analog (DA) circuit (DA converter circuit). Furthermore, the source driver circuit (IC) 14 controls the delay time based on the clock timing control by the DA circuit. In addition, the source driver circuit (IC) 14 controls the delay time based on the timing control by the gate driver circuits 12a and 12b.
For example, the settings are as follows: for a first block, delay, the delay time is 20 ns; for a second block, delay, the delay time is 30 ns; for a third block, not delay, the delay time is 0 ns; . . . ; for a 60th block, delay, the delay time is 10 ns. Note that setting a delay time may be based on either of an absolute delay time and a relative delay time (for adjacent block units), but it is preferable to employ relative delay time setting. Relative delay time setting allows setting increasing a delay time and decreasing a delay time.
In the above embodiment, the delay circuit can set delay times for the source signal lines connected to the single source driver circuit (IC) 14 on a block-by-block basis, yet the EL display apparatus according to the present disclosure is not limited to such a configuration. It is needless to say that a configuration in which a delay time can be set for each terminal (each channel) may be adopted. For example, if the single source driver circuit (IC) 14 has 720 output terminals for each of RGB, a configuration in which 720×3 delay times can be set is adopted. Furthermore, a configuration in which “delay” or “not delay” can be set for each of 720×3 channels is adopted.
Furthermore, a configuration in which a delay time can be set or controlled for each pixel row is adopted. For a pixel row of the display screen 24 close to a position where the display screen 24 is connected to the source driver circuit (IC) 14 (an edge of the display screen), a delay time may be short, whereas a delay time needs to be long for a pixel row in the central portion of the display screen 24. It is because the source signal lines 18 have a time constant. Accordingly, timings (delay times) for the output of video signals from the source driver circuit (IC) 14 can be set in correspondence with the positions of pixel rows. If the above configurations are employed, a delay time is a total of a delay time for a pixel row and a delay time for a block or a channel.
In the present embodiment, the state in which the reference voltage (Vref) is applied to the gate signal line 17b differs for an end near the gate driver circuits 12a and 12b and for an end far therefrom. The farther away an end of the gate signal line 17b is from the gate driver circuits 12a and 12b, the more the applied reference voltage (Vref) is rounded due to the time constant of the gate signal line 17a. Thus, the delay circuit controls timings of applying a video signal to the pixels 16, in correspondence with the positions of the pixels 16 relative to the gate driver circuits 12a and 12b,
The following describes operation of the pixel 16 with reference to
First, settings configured when the EL display apparatus according to the present embodiment starts are described. When the EL display apparatus is powered on, a state of data latched in shift register circuits (not illustrated) in the scanning buffer circuits 21a to 21c in the gate driver circuits 12a and 12b is undetermined. The on voltage, the off voltage, or the like is applied to the gate signal line 17a (the voltage signal line 23) and the gate signal lines 17b to 17e, depending on a state of data stored in respective shift register circuits.
Thus, if the on voltage or the off voltage, for instance, is applied to the gate signal line 17a (the voltage signal line 23) and the gate signal lines 17b to 17e, while data stored in the shift register circuits is undetermined, a current flows from the drive transistor 11a to the EL elements 15, which may cause an unnecessary image display state. Furthermore, an over-current may flow into a power circuit connected to an anode and a cathode, which may break the power circuit.
In the present embodiment, in order to address the aforementioned problem, the sequence illustrated in
The initialization operation and the offset cancellation operation described above are each performed on all the gate signal lines 17 of the display screen 24 collectively. In the present embodiment, the gate driver circuits 12 each include an enabling control terminal, and according to a logic signal supplied to the enabling control terminal, apply the on voltage or the off voltage to the gate signal lines 17 and the voltage signal line 23 collectively, independently of data in the shift register circuit.
In
Next, while maintaining the state where the reference voltage of 3 (V) is applied to the voltage signal lines 23 of the display screen 24 collectively, the state where the on voltage is applied to the gate signal lines 17e and 17d of the display screen 24 collectively, and the state where the off voltage is applied to the gate signal lines 17b of the display screen 24 collectively, the off voltage is applied to the gate signal lines 17c of the display screen 24 collectively, thus turning off the switch transistors 11c.
The setting or operation configured or performed as described above cancels the offset of the drive transistors 11a of the display screen 24.
Next or simultaneously with or prior to the start of the above-described operation, data in the shift register circuit of each gate driver circuit 12 is subjected to clear operation. Clear operation is basically to create a state in which the reference voltage Vref is applied to the voltage signal line 23 and a state in which the off voltage is applied to the gate signal lines 17a to 17e.
Next, the anode voltage Vdd and the cathode voltage Vss are supplied to the display screen 24. Note that it is preferable to supply the cathode voltage Vss, and thereafter supply the anode voltage Vss.
In
The state illustrated in
The above operation of applying the reverse bias voltage (Vnv) is performed on the gate signal lines 17a (the voltage signal lines 23) and the gate signal lines 17b to 17e of the display screen 2 collectively. In the present embodiment, the gate driver circuits 12a and 12b each include the enabling control terminal, and according to a logic signal supplied to the enabling control terminal, apply the on voltage or the off voltage to the gate signal lines 17a (the voltage signal lines 23) and the gate signal lines 17b to 17e collectively, independently of data in the shift register circuit.
In
Continuously or simultaneously with or prior to the start of the above-described operation, data in the shift register circuits of the gate driver circuits 12a and 12b are subjected to clear operation. Clear operation is basically to create a state in which the reverse bias voltage Vnv is applied to the gate signal line 17a (the voltage signal line 23) and a state in which the off voltage is applied to the gate signal lines 17b to 17e.
Next, the anode voltage Vdd and the cathode voltage Vss are supplied to the display screen 24. Note that it is preferable to supply the cathode voltage Vss to the display screen 24, and thereafter supply the anode voltage Vss.
The following describes reverse bias driving, with reference to
Reverse bias driving is performed during a period when the drive transistor 11a is not supplying a light emission current to the EL element 15. For example, reverse bias driving is performed during the “display off period” of the EL display apparatus. Examples of “display off period” include a period during which the power is off, a black insertion display period, a power supply starting period, and a power supply termination period.
The starting voltage of the drive transistor 11a for starting to pass a current is shifted by continues operation of the drive transistor 11a or passage of time. The starting voltage which causes a current to start flowing is referred to as a Vth voltage. Furthermore, a change in the starting voltage is referred to as Vth shift. Vth shift includes both a voltage increase and a voltage decrease. Whether a Vth shift is a voltage increase or a voltage decrease and how much change is made by the Vth shift differ depending on the structure, the characteristic, and the polarity of the drive transistor 11a.
The Vth shift of the drive transistor 11a is avoided by applying the reverse bias voltage Vnv to the gate terminal of the drive transistor 11a.
If the drive transistor 11a is an n-channel transistor, the reverse bias voltage (Vnv) is a voltage lower than a video signal voltage. For example, if the video signal voltage is 0 to 8 (V), the reverse bias voltage (Vnv) is a voltage of 0 (V) or less. When the minimum voltage of a video signal is Vmin and the maximum voltage thereof is Vmax, the reverse bias voltage (Vnv) is a voltage lower than (Vmin−Vmax)/2.
For example, when the minimum voltage of a video signal is Vmin=0 (V) and the maximum voltage thereof is Vmax=8 (V), the reverse bias voltage (Vnv) is a voltage lower than (0−8)/2=−4 (V). The lower limit is the off voltage Voff5 of the switch transistor 11e of the scanning buffer circuit 21c. For example, if Voff5=−15 (V), the setting range of the reverse bias voltage (Vnv) is between −4 (V) and −15 (V), both inclusive.
Note that depending on the pixel configuration, the video signal voltage may be a negative voltage. If the video signal has a negative voltage, the reverse bias voltage (Vnv) is a positive voltage. For example, when the maximum voltage of the video signal is Vmax=0 (V) and the minimum voltage thereof is Vmin=−8 (V), the reverse bias voltage (Vnv) is a voltage higher than (8−0)/2=4 (V). The upper limit is the on voltage Von5 of the switch transistor 11e of the scanning buffer circuit 21c. For example, if Von5=15 (V), the setting range of the reverse bias voltage (Vnv) is between 4 (V) and 15 (V), both inclusive.
Although the above is an example in which the drive transistor 11a is an n-channel transistor, the same applies to the case where the drive transistor is a p-channel (p-polarity) transistor. Thus, also in the case where the drive transistor 11a is a p-channel transistor, the polarity and magnitude of the reverse bias voltage (Vnv) may be set based on the polarity and magnitude of a video signal.
In other words, as an aspect, the reverse bias voltage (Vnv) has a polarity opposite to that of a video signal (a voltage in the opposite direction), and is basically within a range between the maximum or minimum voltage of a video signal and the on or off voltage of the gate driver circuits 12a and 12b. The range is preferably between an average of the maximum voltage and the minimum voltage of a video signal and the on or off voltage of the gate driver circuits 12a and 12b.
Note that although the present embodiment gives a description assuming that the reverse bias voltage (Vnv) is applied to the gate terminal of the drive transistor 11a, the present embodiment is not limited to this. For example, the reverse bias voltage (Vnv) may be applied to a terminal other than the anode terminal of the EL element 15, the gate terminals of the switch transistors 11b to 11e, and the gate terminal of the drive transistor 11a.
In
The application of the reverse bias voltage Vnv to the gate terminal of the drive transistor 11a prevents a current flow from the drive transistor 11a into the EL element 15.
The above operation of applying the reverse bias voltage (Vnv) is performed on the gate signal lines 17a (the voltage signal lines 23) and the gate signal lines 17b to 17e of the display screen 24 collectively. In the present embodiment, the gate driver circuits 12a and 12b each include the enabling control terminal, and according to a logic signal supplied to the enabling control terminal, apply the on voltage or the off voltage to the gate signal lines 17a (the voltage signal lines 23) and the gate signal lines 17b to 17e collectively, independently of data in the shift register circuit. Note that enabling control is to compulsorily apply the on voltage or the off voltage to the output terminal of a shift register circuit (not illustrated), independently of the on or off state of data in the shift register.
In
To make a transition from the state where the reverse bias voltage (Vnv) is applied as illustrated in
The following describes transition operation performed when a transition is made from the state where the reverse bias voltage (Vnv) is applied to a state where normal display operation is performed, with reference to
Differences between the pixel 16 illustrated in
The following describes operation of the pixel 16 during the offset cancellation preparation period (initialization period) with reference to
During the offset cancellation preparation period (initialization period), the reference voltage (Vref=3 (V)) is applied to the gate signal line 17a (the voltage signal line 23), and the switch transistor 11d is turned on. The switch transistor 11c is turned on, and the initial voltage Vini is applied to the anode terminal of the EL element 15. Accordingly, the source potential of the drive transistor 11a becomes the initial voltage Vini which is sufficiently lower than the reference voltage Vref.
Here, the initial voltage Vini is set so that a gate-source voltage Vgs of the drive transistor 11a is higher than an offset cancellation voltage Vth of the drive transistor 11a. In this manner, a gate potential Vg of the drive transistor 11a is initialized to the reference voltage Vref, and a source potential Vs of the drive transistor 11a is initialized to the low voltage Vini, thus completing preparation for offset cancellation operation.
The following describes operation during an offset cancellation (threshold correction) period for the pixel 16, with reference to
As illustrated in
The anode voltage Vdd is applied to the drain terminal of the drive transistor 11a, and the source potential Vs of the drive transistor 11a starts increasing. In a short time, the gate-source voltage Vgs of the drive transistor 11a reaches the offset cancellation voltage Vth of the drive transistor 11a, and a voltage corresponding to the offset cancellation voltage Vth is written to the capacitor 19.
Here, for convenience, a period during which a voltage corresponding to the offset cancellation voltage Vth is written to the capacitor 19 is referred to as an offset cancellation period.
Note that a value of the cathode voltage Vss applied to the cathode electrode is set to a value which places the EL element 15 in the cutoff state so that during this offset cancellation period, most of the current flows on the capacitor 19 side and does not flow on the EL element 15 side. Thus, the value is set such that Vss>Vini. For example, if Vss is +2 (V), Vini is set to −2 (V).
Next, the switch transistor 11d is turned off as illustrated in
The following describes a writing period for the pixel 16 (writing a video signal to a pixel), with reference to
As illustrated in
Accordingly, the video signal voltage Vsig is divided by a capacity Cs of the capacitor 19 and a capacity Cel of the capacitor 19a, and the divided video signal voltage Vsig is applied between the gate terminal and the source terminal of the drive transistor 11a. A capacity Cel of the EL element is smaller than the capacity Cs of the capacitor 19, and thus much of the video signal voltage Vsig is applied between the gate terminal and the source terminal of the drive transistor 11a.
After that, as illustrated in
The following describes a light emission period of the pixel 16 with reference to
As illustrated in
By the above operation, offset cancellation is performed on the drive transistors 11a in the pixels 16, thus controlling whether to cause the pixels 16 to emit light.
The following describes the scanning buffer circuit 21a and the voltage output circuit 22. In fact, the scanning buffer circuit 21a and the voltage output circuit 22 have substantially the same circuit configuration, and thus hereafter each referred to as the scanning buffer circuit 21a (22) in order to simplify the description.
When the scanning buffer circuit 21a (22) is used as a scanning buffer circuit, the scanning buffer circuit 21a (22) outputs the on voltage or the off voltage to the gate signal lines 17a to 17e, and when the scanning buffer circuit 21a (22) is used as a voltage output circuit, the scanning buffer circuit 21a (22) outputs (applies) two predetermined voltages (for example, the reference voltage (Vref) and the reverse bias voltage (Vnv)) to the gate signal lines 17a to 17e.
As illustrated in
When the scanning buffer circuit 21a is used as an output means which outputs the on voltage or the off voltage, the scanning buffer circuit 21a outputs the on voltage which is applied as Von5 to the gate signal line 17e. Furthermore, the scanning buffer circuit 21a outputs the off voltage which is applied as Voff 5 to the gate signal line 17e.
When the scanning buffer circuit 21b is used as an output means which outputs the on voltage or the off voltage, the scanning buffer circuit 21b outputs the on voltage which is applied as Von2 to the gate signal line 17b. Furthermore, the scanning buffer circuit 21b outputs the off voltage which is applied as Voff2 to the gate signal line 17b.
When the scanning buffer circuit 21a is used as the voltage output circuit 22, the scanning buffer circuit 21a outputs a first voltage which is applied as VpH to the voltage signal line 23. Furthermore, the scanning buffer circuit 21a outputs a second voltage which is applied as VpL to the voltage signal line 23.
When the scanning buffer circuit 21a outputs the on voltage or the off voltage to the gate signal lines 17a to 17e, and is used as the voltage output circuit 22, the scanning buffer circuit 21a applies two predetermined voltages (for example, the reference voltage (Vref), and the reverse bias voltage (Vnv)) to the gate signal lines 17a to 17e.
As described above, the voltages (for example, VpH and VpL) applied to two terminals included in the scanning buffer circuit 21 are applied to the gate signal lines 17a to 17e. Note that the above present embodiment has given a description assuming that the scanning buffer circuit 21a (22) has two terminals, but the present embodiment is not limited to this, and the scanning buffer circuit 21a (22) may have three terminals. For the example in which three or more terminals are included, three-gate-voltage driving described with reference to
Specifically, the same clock Clk is input to the shift register circuits 161a and 161b, as illustrated in
When the output of a D flip-flop 164a included in the shift register circuit 161a is a, and the output of a D flip-flop 164b included in the shift register circuit 161b is b, a selection circuit 165 performs operation illustrated in
Note that the selection circuit 165 is a logic circuit included in a 2-3 decoder. Three outputs are changed by the inputs a and b, and on and off of transistors 163a, 163b, and 163c connected to the outputs are controlled. By controlling on and off of the transistors 163a, 163b, and 163c, one voltage is selected from among the Von voltage, the Voff voltage, and the Vovd voltage, and the selected voltage is output from an OutA terminal to the gate signal line 17 (23). As illustrated in
As an example, when the input a=0 (low level) and the input b=0 (low level), the off voltage Voff is output from the OutA terminal. If the input a=0 (low level) and the input b=1 (high level), the off voltage Vovd is output from the OutA terminal. If the input a=1 (high level) and the input b=0 (low level), the on voltage Von is output from the OutA terminal, If the input a=1 (high level) and the input b=1 (high level), the on voltage Von is output from the OutA terminal.
Note that the configuration illustrated in
The selection circuit 165 performs operation illustrated in
Note that the selection circuits 165 are logic circuits each of which includes a 2-3 decoder and inputs of which are i and (i+1). The selection circuits 165 change three outputs based on the inputs i and (i+1), and control on and off of the transistors 163a, 163b, and 163c connected to the outputs. Controlling on and off of the transistors 163a, 163b, and 163c selects one of the Von voltage, the Voff voltage, and the Vovd voltage, and the selected voltage is output to the gate signal line 17 (23) from the OutA terminal.
As an example, when the input i=0 (low level) and the input (i+1)=0 (low level), the off voltage Voff is output from the OutA terminals. When the input i=0 (low level) and the input (i+1)=1 (high level), the off voltage Vovd is output from the OutA terminals. When the input i=1 (high level) and the input (i+1)=0 (low level), the on voltage Von is output from the OutA terminals. When the input i=1 (high level) and the input (i+1)=1 (high level), the on voltage Von is output from the OutA terminals.
Note that the configuration illustrated in
Here, two-gate-voltage driving and three-gate-voltage driving are described.
Part (a) of
Note that the Sel terminal is pulled down by a resistor R, within the COF 34 or the gate driver IC 31, for instance. In other words, the Sel terminal is set to “low” by default. Accordingly, even if the Sel terminal is in an open state (released state), two-gate-voltage driving is selected.
Part (b) of
The switching circuits 211a and 211b switch output from the Von voltage to the Vovd voltage and then to the Voff voltage, thus achieving three-gate-voltage driving. On the other hand, the switching circuits 211a and 211b switch output from the Von voltage to the Voff voltage, thus achieving two-gate-voltage driving.
A switching circuit 211 is connected to the negative power (−power) terminal of the output circuit 162. On the other hand, an on voltage is applied to the plus power (+power) terminal of the output circuit 162.
The on voltage (Von voltage) output via the Out terminal can be changed by changing the on voltage applied to the terminal 222a. Furthermore, to the switching circuit 211, the overload voltage Vovd and the off voltage Voff voltage are input, the overload voltage Vovd or the off voltage Voff voltage is selected according to a logic signal supplied to a control terminal C1 of the switching circuit 211, and the selected voltage is applied to the negative power (−power) terminal of the output circuit 162.
According to the above configuration, one of the Von voltage, the Voff voltage, and the Vovd voltage is output via the Out terminal, and three-gate-voltage driving or two-gate-voltage driving is performed.
Parts (a) and (b) of
Parts (a) and (b) of
As illustrated in (a) of
As illustrated in (b) of
If three-gate-voltage driving illustrated in (b) of
During three-gate-voltage driving, after a period in which the Von voltage is applied, the Vovd voltage is applied during a period of 1H or shorter. Note that according to the configurations in
After the period in which the Vovd voltage is applied, the Voff voltage is applied to gate signal lines 17 for the selected pixel row, and the gate signal lines 17 are maintained at the Voff voltage during a period until the Von voltage is applied in the next frame period.
If a logic voltage applied to the Sel terminal is a “L” voltage, a two-gate-voltage driving mode is set. If a logic voltage applied to the Sel terminal is a “H” voltage, a three-gate-voltage driving mode is set.
Note that a period in which the Vovd voltage is applied is preferably set to a period of 1H or shorter. A period in which the Von voltage is applied is at least a period of 1H, and is n times the period of 1H (n is an integer of one or more). The value of n is configured to be changeable.
Note that according to the drive method (three-gate-voltage driving) of outputting the Vovd voltage to a gate signal line, in addition to a Von terminal and a Voff terminal, a Vovd terminal is provided to each of the gate driver circuits 12a and 12b according to an aspect of the present disclosure.
As illustrated in
The off voltage Voff to be applied to the scanning buffer circuits 21b and 21c is set by the voltage circuit Eoff outside the COF. The voltage circuit Eoff corresponds to a switching power supply circuit or a regulator circuit, for instance. The voltage circuit Eoff outputs the Voff voltage to be applied to the scanning buffer circuits 21b and 21c. At least two or more Voff terminals are formed or disposed on each of the gate driver circuits 12a and 12b.
A first voltage VpH to be applied to the scanning buffer circuit 21a is set by a voltage circuit Eref outside the COF. The voltage circuit Eref corresponds to a switching power supply circuit or a regulator circuit, for instance. A second voltage VpL to be applied to the scanning buffer circuit 21a is set by a voltage circuit Env outside the COF. The voltage circuit Env corresponds to a switching power supply circuit or a regulator circuit, for instance.
As illustrated in
As with the Von voltage, the Voff and Vovd voltages and the voltage Von are also configured to be changed, adjusted, or set by the scanning buffer circuits 21b and 21b.
Note that in the embodiment as illustrated in
The scanning buffer circuit 21a applies the first voltage and the second voltage which are to be applied to the voltage signal line 23, and the scanning buffer circuits 21b and 21c apply the on voltage or the off voltage to the gate signal lines 17, Accordingly, operation of outputting two types of voltages to COF lines 221 on the COF 34 is the same, but the effect of the voltages to be output are different. Note that the Vovd terminal of the scanning buffer circuit 21a is released (open). Alternatively, the Env voltage is applied to the Vovd terminal of the scanning buffer circuit 21a. Note that 222 denotes a connection terminal which connects the COF 34 and an external line of a panel, for instance, and 221 denotes a line formed on the COF 34.
In
Setting the high impedance state (HiZ) and setting the output state of the on voltage and the off voltage are established according to a logic signal applied to a terminal Hz. By setting a Hz signal to H level, a switch (not illustrated) in the output control circuit 241 will be open. By setting the Hz signal to L level, a switch (not illustrated) in the output control circuit 241 is turned on, and the output of the scanning buffer circuit 21a is output to the terminal 222d, and is applied to the voltage signal line 23.
A switch (not illustrated) in the output control circuit 241 can be achieved by controlling the transistors 163a, 163b, and 163c included in the output circuit 162 illustrated in
Part (c) of
Part (a) of
On and off of the switch transistor 11e are controlled by the voltage applied to the gate signal line 17e, and a voltage applied to the voltage signal line 23 (reference voltage (Vref), reverse bias voltage (Vnv)) is applied to the gate terminal of the drive transistor 11a. However, if the voltage applied to the gate terminal of the drive transistor 11a is rapidly changed, a transient phenomenon may have a harmful effect such as breaking the drive transistor 11a.
In order to solve this, a control signal is applied to a Hz signal and the output of the output control circuit 241 is controlled. Specifically, the output of the output control circuit 241 is placed in the high impedance state (HiZ) in the c-d period and the e-f period (k periods). The on and off states of the gate signal line 17e are changed in the periods. Accordingly, the voltage signal line 23 will be floating, namely, will be in the high impedance state (HiZ) in the c-d period and the e-f period, and the occurrence of a transient phenomenon is reduced when the voltage changes from the reference voltage (Vref) to the reverse bias voltage (Vnv) and from the reverse bias voltage (Vnv) to the reference voltage (Vref). This prevents a rapid change in a voltage applied to the gate terminal of the drive transistor 11a, and thus the drive transistor 11a can be prevented from being broken.
Note that the output control circuit 241 is disposed only on the output side of the scanning buffer circuit 21a in
Clock input terminals Clkx (x=A, B, C) are connected to the scanning buffer circuits 21. Data input terminals Dinx (x=A, B, C) through which data is input are also connected to the scanning buffer circuits 21. Furthermore, enable terminals Enex (x=A, B, C) for switching the output of the scanning buffer circuits 21 between active and inactive are also connected to the scanning buffer circuits 21.
From the above, the scanning buffer circuits 21a, 21b, and 21c can be independently operated based on docks. Furthermore, the scanning buffer circuits 21a, 21b, and 21c can input different input data.
In the embodiment illustrated in
Although the gate driver circuit 12 is configured to set or apply the on voltage Von, the off voltage Voff, and the overload voltage Vovd to each of the scanning buffer circuits 21a to 21c, the gate driver circuit 12 applies the on voltage Von and the off voltage Voff to the scanning buffer circuits 21b and 21c independently, and applies the overload voltage Vovd to all the scanning buffer circuits 21a to 21c, in the embodiment illustrated in
VpH is applied to the scanning buffer circuit 21a as the on voltage Von, and VpL is applied thereto as the off voltage Voff. The off voltage Voff is applied to the input terminal for the overload voltage Vovd. If the overload voltage Vovd is not used, the input terminal for the overload voltage Vovd may be open, yet applying the off voltage Voff stabilizes the scanning buffer circuits 21. Furthermore, design for pressure resistance of the scanning buffer circuits 21 can be readily made. The voltage equal to or less than the off voltage Voff is applied to the input terminal for the overload voltage Vovd.
SelA and SelB which are selection terminals (Sel terminals) are connected to the scanning buffer circuits 21b and 21c. Note that the Sel terminal (not illustrated) of the scanning buffer circuit 21a is used being open. The Sel terminals (SelA, SelB) are pulled down. The Sel terminals are logic terminals which switch between three-gate-voltage driving and two-gate-voltage driving.
As described above, the gate driver circuits 12a and 12b according to the present embodiment are configured to set or apply the on voltage Von, the off voltage Voff, and the overload voltage Vovd to the scanning buffer circuits 21a to 21c. Furthermore, the VpH voltage can be applied via an application terminal for the on voltage, and the VpL voltage can be applied via an application terminal for the off voltage.
With this configuration, the gate driver circuit 12a (or the gate driver circuit 12b) can apply, to the gate signal line 17a which is the first gate signal line, the voltage VpH as the reference voltage Vref which is the first voltage. Furthermore, the gate driver circuit 12a (or the gate driver circuit 12b) can apply, to the gate signal line 17a which is the first gate signal line, the voltage VpL as the reverse bias voltage (Vnv) which is the second voltage. This yields a long-lived, high-quality EL display apparatus which prevents variations in the rise voltage (VT voltage) of the drive transistor.
Placing the voltage signal line 23 in the high impedance state (HiZ) reduces occurrence of a transient phenomenon due to changes of an applied voltage from the reference voltage (Vref) to the Vnv voltage and from the Vnv voltage to the reference voltage (Vref). This prevents a rapid change in the voltage applied to the gate terminal of the drive transistor 11a, and prevents the drive transistor 11a from being broken.
Note that whether two-gate-voltage driving or three-gate-voltage driving is to be performed is determined based on a logic voltage applied to selection signal lines (specifically, the Sel terminals SelA and SelB) illustrated in
[Other embodiments]
The following describes other embodiments collectively. An EL display apparatus according to the present embodiment differs from the EL display apparatus illustrated in
In the EL display apparatus illustrated in
In the pixel circuit illustrated in
In a stationary state, the capacitor 19 first stores a potential between the gate and source electrodes of the drive transistor 11a (potential of a source signal line 18), while a switch transistor 11b is electrically connected. After that, even if the switch transistor 11b is turned off, a potential of the capacitor 19 is fixed, and thus a gate voltage of the drive transistor 11a is fixed.
In the EL display apparatus illustrated in
Note that the pixel circuit illustrated in
Note that in the present embodiment, transistors disposed in a pixel 16 are not limited to N-type transistors. Only N-type transistors may be included or only P-type transistors may be included. Furthermore, both N-type and P-type transistors may be included. The drive transistor 11a may include both P-type and N-type transistors.
The switch transistors 11b to 11e are not limited to transistors, and for example, may be each an analog switch which includes both P-type and N-type transistors.
It is preferable to employ a top gate structure for the drive transistor 11a and the switch transistors 11b to 11e. That is because employing the top gate structure decreases parasitic capacitance, and allows a gate electrode pattern of the top gate serves as a light shielding layer which interrupts light emitted from the EL element 15, thus reducing malfunction of a transistor and an off leak current.
It is preferable to perform a process in which a copper line or a copper alloy line can be employed as the line material of gate signal lines 17a (23) to 17e or the source signal line 18, or all of the gate signal lines 17a (23) to 17e and the source signal line 18. This is because the line resistance of a signal line can be reduced and a larger EL display panel can be achieved.
The gate signal lines 17a (23) to 17e driven (controlled) by gate driver circuits 12a and 12b preferably have low impedance. The same also applies to the configuration or the structure of the source signal line 18.
Particularly, it is preferable to employ LTPS. LTPS allows producing N-type and P-type transistors having a top gate structure and less parasitic capacitance, and allows use of a process in which a copper line or a copper alloy line is employed. Note that it is preferable to employ the three-layered structure of Ti—Cu—Ti for a copper line.
It is preferable to employ a three-layered structure of Mo—Cu—Mo for lines such as the gate signal lines 17a to 17e and the source signal line 18, if the transistors 11a to 11e are TAOS.
Here, the initial voltage Vini is set such that a gate-source voltage Vgs of the drive transistor 11a is higher than an offset cancellation voltage Vth of the drive transistor 11a. In this manner, the gate potential Vg of the drive transistor 11a is initialized to the reference voltage Vref, and the source potential Vs is initialized to the low voltage Vini, thus completing preparation for offset cancellation operation.
After that, as illustrated in
Here, for convenience, a period in which a voltage corresponding to the offset cancellation voltage Vth is written to the capacitor 19 is referred to as an offset cancellation period.
Note that during this offset cancellation period, a cathode voltage Vss at the cathode electrode is set so as to place the EL element 15 in the cutoff state, in order that a current mainly flows on the capacitor 19 side and does not flow on the EL element 15 side. Accordingly, the cathode voltage Vss is set such that Vss>Vini. For example, if Vss=+2 (V), Vini=−2 (V).
The gate of the drive transistor 11a is placed in the high impedance state, yet the gate-source voltage Vgs is equal to the offset cancellation voltage Vth of the drive transistor 11a. Thus, the drive transistor 11a is in the cutoff state. Accordingly, a drain-source current Id does not flow.
Next, as illustrated in
Note that in the present embodiment, the EL element 15 is used as the EL capacitor Cel, but the present embodiment is not limited to this. A capacitor may be separately formed in parallel with the EL element 15.
Next, as illustrated in
As described above, the EL display apparatus having the configuration illustrated in
The following describes the EL display apparatus according to another embodiment with reference to
In the EL display apparatus illustrated in
The gate driver circuit 12a is disposed for the gate signal lines 17a and 17b, and the gate driver circuit 12b is disposed for the gate signal lines 17e, 17c, and 17d.
Accordingly, the gate signal lines 17a and 17b are double-sided driven by the gate driver circuits 12a and 12b. Three-gate-voltage driving is performed on the gate signal line 17b. Note that two-gate-voltage driving is performed on the gate signal lines 17e, 17c, and 17d. The gate signal line 17a is for supplying the reference voltage (Vref) or the reverse bias voltage (Vnv) from the gate driver circuit 12a to a switch transistor 11e.
In the pixel 16 illustrated in
Note that in
A first terminal of the switch transistor 11e is connected to the gate signal line 17a (23) to which the reset voltage Vref, for instance, is applied, and a second terminal of the switch transistor 11e is connected to the gate terminal of the drive transistor 11a. The gate terminal of the switch transistor 11e is connected to the gate signal line 17e.
A first terminal of the switch transistor 11b through which a video signal is applied to a pixel is connected to the source signal line 18, and a second terminal of the switch transistor 11b is connected to a first terminal of a second capacitor 19b. A second terminal of the second capacitor 19b is connected to the gate terminal of the drive transistor 11a. The gate terminal of the switch transistor 11b is connected to the gate signal line 17b.
A first terminal of the first capacitor 19a is connected to the anode voltage Vdd, and a second terminal of the first capacitor 19a is connected to the first terminal of the second capacitor 19b or the gate terminal of the drive transistor 11a.
A first terminal of the switch transistor 11c is connected to the gate terminal of the drive transistor 11a, and a second terminal of the switch transistor 11c is connected to the second terminal of the drive transistor 11a. The gate terminal of the switch transistor 11c is connected to the gate signal line 17.
A multi-gate (more than a dual gate) transistor is used for at least one of the switch transistors 11e and 11c, and the at least one of the switch transistors 11e and 11c is combined with a LDD structure, thus preventing off-leak, and favorable contrast and offset cancellation operation are achieved. Furthermore, favorably highly-bright display and favorable image display are achieved.
The gate signal line 17a and gate signal line 17b are double-sided driven by the gate driver circuits 12a and 12b.
In the EL display apparatus illustrated in
The driving method as described above may be applied to the pixel circuit configuration as illustrated in, for instance,
The above may be applied not only to the pixel configuration in
In the pixel 16 illustrated in
The first terminal of the switch transistor 11e is connected to the gate signal line 17a (23) to which the reset voltage Vref, for instance, is applied, and the second terminal of the switch transistor 11e is connected to the gate terminal of the drive transistor 11a. Furthermore, the gate terminal of the switch transistor 11e is connected to the gate signal line 17e.
The first terminal of the switch transistor 11b which applies a video signal to a pixel is connected to the source signal line 18, and the second terminal of the switch transistor 11b is connected to the gate terminal of the drive transistor 11a. The gate terminal of the switch transistor 11b is connected to the gate signal line 17b.
The gate signal line 17e and the gate signal line 17b are double-sided driven by the gate driver circuits 12a and 12b. The gate driver circuit 12a and the gate driver circuit 12b temporally switch and apply plural types of voltages such as the reference voltage (Vref=VpH) and the reverse bias voltage (Vnv=VpL) to the gate signal line 17a.
As described above, the EL display apparatus according to the present embodiment includes, in the gate driver circuits 12a and 12b, the scanning buffer circuit 21a (22) which outputs the on voltage and the off voltage, and the scanning buffer circuit 21b which outputs two types of voltages (for example, the reference voltage Vref, and the reverse bias voltage VnV) supplied to, for instance, the gate terminal of a drive transistor. As described with reference to
The above matters may be applied to another embodiment, or may be combined with another embodiment.
The following describes another embodiment of the EL display apparatus with reference to
The gate driver circuits 12a and 12b are disposed for the gate signal lines 17e, 17a, and 17b.
Thus, the gate signal lines 17a, 17b, and 17e are double-sided driven by the gate driver circuits 12a and 12b. Three-gate-voltage driving is performed on the gate signal line 17b. Note that two-gate-voltage driving is performed on the gate signal line 17e. The gate driver circuit 12a supplies the reference voltage (Vref) or the reverse bias voltage (Vnv) to the switch transistor 11e through the gate signal line 17a.
The following describes another embodiment of the EL display apparatus with reference to
Specifically, as illustrated in
The Von and Voff voltages are supplied in common to the scanning buffer circuits 21d, 21e, 21b, and 21c, and the scanning buffer circuits 21d, 21e, 21b, and 21c output the Von voltage or the Voff voltage to the gate signal lines 17d, 17e, 17b, and 17c, in synchronization with a clock Clk signal or a one pixel-row selection signal.
As described above, by adopting a configuration in which the Von voltage and the Voff voltage are supplied in common to the scanning buffer circuits 21, the number of terminals of the gate driver circuit 12 can be reduced and COF lines 221 of a COF 34 can be decreased.
The switch transistor 11e is formed in the pixel 16, and a terminal of the switch transistor 11e is connected to the drive transistor 11a. Another terminal of the switch transistor 11e is connected to the gate signal line 17a. The scanning buffer circuit 21a of the gate driver circuit 12 supplies the reference voltage VpH or the reverse bias voltage VpL to the gate signal line 17e. By using the reference voltage VpH, offset cancellation operation of the drive transistor 11a is performed, thus achieving favorable gradation display. Furthermore, in a period other than the display period, the reverse bias voltage (Vnv) is applied to the gate terminal of the drive transistor 11a via the switch transistor 11e. By applying the reverse bias voltage (Vnv) to a drive transistor, a change in the rise voltage (VT voltage) of the drive transistor can be prevented.
The present embodiment has mainly given a description showing, as an example, a method of applying a video signal voltage to pixels 16 (program voltage method). However, the present embodiment is not limited to this. A method of applying a video signal current to pixels 16 (program current method) may be adopted. Furthermore, as pulse width modulation (PWM) driving, a digital drive system for display by causing the pixels 16 to blink or digitally causing the pixels 16 to emit light may be adopted. Alternatively, another driving method may be adopted. The method may be emission area variable driving with which light emission intensity is represented by a light-emission area.
An example of PWM driving is a method for gradation display by applying a voltage having a predetermined value to the pixel 16 using the switch transistor 11b, and tuning on and off the switch transistor 11d based on the value of the voltage corresponding to gradation.
Belt-shaped black display (non-display) is generated on a display screen 24 by controlling on and off of the switch transistor 11d, thus controlling the amount of current flowing into the display screen 24.
A configuration may be adopted in which anode voltage Vdd can be changed based on the magnitude of current flowing through the display screen 24. If the current flowing through the display screen 24 is greater than a predetermined value, the anode voltage Vdd is decreased so that less power is consumed by the panel. If the current flowing through the display screen 24 is less than the predetermined value, the anode voltage Vdd is increased or maintained at a predetermined voltage. Thus, the magnitude of current is controlled such that a prescribed current flows through the EL element 15 of each pixel 16.
In the EL display apparatus according to the present embodiment, red (R), green (G), and blue (B) color filters are formed in correspondence with the positions of pixels 16. Note that the color filters are not limited to RGB color filters, and cyan (C), magenta (M), and yellow (Y) pixels may be formed. Also, a white (W) pixel may be formed. In other words, R, G, B, and W pixels are disposed in a matrix on the display screen 24.
Pixels can be formed such that 3 pixels, namely RGB pixels form a square. Accordingly, R, G, and B pixels each have an oblong shape. Accordingly, annealing is performed by making the laser irradiation spot oblong, and thus variations of characteristics of transistors within one pixel do not occur.
Note that the apertures of R, G, and B pixels may be different. Different apertures can make densities of current flowing through the EL elements 15 of RGB pixels different. By making current densities different, the speed of degradation of the EL elements 15 can be made the same for RGB pixels. If the speed of degradation is the same, occurrence of a difference in white balance of a display device is prevented.
A white (W) pixel is formed if necessary. In other words, pixels include R, G, B, and W pixels, Higher brightness can be achieved by including R, G, B, and W pixels, Another example is a configuration which includes R, G, B, and G pixels.
The EL display apparatus according to the present embodiment may have pixels 16W having a white (W) color, in addition to pixels of the three primary colors, namely, RGB pixels. Favorable color peak luminance can be achieved by forming or disposing the pixels 16W. In addition, highly bright display can be achieved,
A display device is colorized by mask deposition, yet colorization of the EL display apparatus is not limited to this. For example, an EL layer which emits blue light is formed, and R, G, and B color conversion layers (CCM: color changing media) may be used to convert the emitted blue light into R light, G light, and B light.
Note that a circularly polarizing plate (circularly polarizing film) (not illustrated) can be disposed on a light emitting surface of a display device. A combination of a polarizing plate and a phase film is referred to as a circularly polarizing plate (circularly polarizing film).
The above embodiment may be applied to other embodiments, or may be combined with other embodiments.
A configuration (or may be a portion of the configuration) of the EL display apparatus described with reference to the drawings illustrating the embodiments described above may be applied to various electronic devices. Specifically, such a configuration is applicable to display units of electronic devices.
Such electronic devices include: a video camera, a digital camera, a goggles-type display, a navigation system, a sound playback (such as a car audio or an audio component stereo), a computer, a game machine, a mobile information terminal (such as a mobile computer, a mobile phone, a handheld game machine, or an electronic book), and image reproducer which includes a recording medium (specifically, a device which plays a recording medium such as a digital versatile disc (DVD) and includes a display which can display an image stored in the DVD).
By adopting a configuration in which the EL display apparatus (display panel) or the drive system described in the above embodiments is used for a display unit of such an electronic device, higher definition of and a reduction of the cost of the above-mentioned information device and others as illustrated in
The above embodiments and variations can be combined with other embodiments as appropriate.
For example, as the EL display apparatus 371 which is a laptop personal computer illustrated in
Note that the above embodiments have given a description assuming that the device is an EL display apparatus. However, the technical idea stated in the present disclosure may be applied not only to the EL display apparatus, but also to another display device.
The matters stated in the present disclosure are not limited only to an EL display apparatus which includes an EL element. For example, the disclosure is applicable to other displays such as a liquid crystal display device, a field emission display (FED), and a surface-conduction electron-emitter display (SED).
The concept of the EL display apparatus according to the present embodiment includes system devices such as information devices. The concept of a display panel includes system devices such as information devices, in a broad sense.
The above has described embodiments as examples of the technology according to the present disclosure. The accompanying drawings and detailed description are provided therefore.
Accordingly, the elements illustrated in the accompanying drawings and stated in the detailed description include not only an element necessary to address problems, but also an element which is not necessary to address problems in order to exemplify the technology. Accordingly, by the mere fact that such an element not necessary to address the problems is illustrated in an accompanying drawing and described in the detailed description, the element should not be immediately determined to be required.
The above embodiments are intended to show examples of the technology according to the present disclosure, and thus various changes, replacement, addition, and omission, for instance, can be made within the scope or the claims and the equivalents thereof.
The EL display apparatus according to the present disclosure is useful in particular to an active-type organic EL flat-panel display.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2014-050896 | Mar 2014 | JP | national |
| Filing Document | Filing Date | Country | Kind |
|---|---|---|---|
| PCT/JP2014/006438 | 12/24/2014 | WO | 00 |
| Publishing Document | Publishing Date | Country | Kind |
|---|---|---|---|
| WO2015/136588 | 9/17/2015 | WO | A |
| Number | Name | Date | Kind |
|---|---|---|---|
| 20060007072 | Choi et al. | Jan 2006 | A1 |
| 20070268210 | Uchino et al. | Nov 2007 | A1 |
| 20100188384 | Uchino et al. | Jul 2010 | A1 |
| 20160210898 | Tsuge et al. | Jul 2016 | A1 |
| Number | Date | Country |
|---|---|---|
| 2005-346055 | Dec 2005 | JP |
| 2006-227237 | Aug 2006 | JP |
| 2007-310311 | Nov 2007 | JP |
| 2011-145622 | Jul 2011 | JP |
| 2015033496 | Mar 2015 | WO |
| Entry |
|---|
| International Search Report, dated Mar. 31, 2015, for International Application No. PCT/JP2014/006438. |
| Number | Date | Country | |
|---|---|---|---|
| 20170018220 A1 | Jan 2017 | US |
