Patent Application
20080042776
The present invention relates to a technology which is effective when applied to a transmission/reception switching circuit in a wireless communication system and further to the case where isolation between an antenna and a receiver circuit is thereby improved by reducing insertion loss. More particularly, the present invention relates to a technology which is effective when applied to a semiconductor integrated circuit formed with a transmission/reception switching circuit used in, e.g., a mobile phone, to a front-end module on which the semiconductor integrated circuit, a lowpass filter, an impedance matching circuit, and the like are mounted, and further to an electronic component for communication such as a power module obtained by mounting a high-output amplification circuit on the front-end module.
There have conventionally been dual band mobile phones each capable of handling signals in two frequency bands such as, e.g., a GSM (Global System for Mobile Communication) band ranging from 880 to 915 MHz and a DCS (Digital Cellular System) band ranging from 1710 to 1785 MHz. In recent years, there have also been demands for a triple band mobile phone capable of handling signals in, e.g., a PCS (Personal Communication System) band ranging from 1850 to 1915 MHz in addition to signals in the GSM and DCS bands and for a quad band mobile phone capable of handling signals in the EP GSM mode using a 800 MHz band and signals in the US GSM mode using a 850 MHz.
A conventional mobile phone has typically been constituted by: an electronic component termed a power module on which a semiconductor integrated circuit (generally termed an RF IC) having the function of up-converting and modulating a signal to be transmitted and down-converting and demodulating a received signal, a semiconductor integrated circuit (baseband IC) having the function of converting data to be transmitted to I and Q signals and restoring received data from the demodulated I and Q signals, an RF power amplifier and a bias circuit therefor, an impedance matching circuit, and the like are mounted; an electronic component termed a front end module on which a transmission/reception switching circuit, a lowpass filter, an impedance matching circuit, and the like are mounted; and the like.
Most of transmission/reception switching circuits used in conventional mobile phones have used diodes to reduce insertion loss. As an example of the invention relating to a front end module on which a switch circuit using a diode is mounted, there can be listed one disclosed in Patent Document 1. In the present specification, a plurality of semiconductor chips and discrete components which are mounted on an insulating substrate, such as a ceramic substrate with printed wiring provided on the surface or in the inside thereof, and which can be handled as if they compose a single electronic component with the individual components being combined by the printed wiring and bonding wires to perform a specified function will be termed a module.
A transmission/reception switching circuit using a diode uses discrete components. Therefore, in a system requiring a plurality of diodes such as a quad band system, a module on which it is mounted has the problems of increased size and high current consumption particularly. In addition to a diode element, the transmission/reception switching circuit using a diode also requires a λ/4 microstrip line having a length of approximately 5 mm, which causes a further increase in the size of the module.
To solve the problems, the present inventors have examined a transmission/reception switching circuit using a FET (field effect transistor) in place of a diode. As a result, it was proved that the transmission/reception switching circuit using a FET has the following problem. That is, if the level of a signal inputted to the source or drain of the transistor in the OFF state is high in the transmission/reception switching circuit using a FET, the input power turns the transistor ON. Accordingly, the output power of a power amplifier cannot be increased, while an output signal is distorted and the quantities of harmonic components are thereby increased. A detailed description will be given herein below to the problem.
As transistors Q1 and Q2, depletion-type HEMTs are used. Control voltages Vsw1 and Vsw2 are applied to the respective gate terminals via resistance Rg1 and Rg2 and the dc voltage Vdc is applied to the source and drain terminals of each of the transistors Q1 and Q2. Accordingly, the transistors Q1 and Q2 are brought into the OFF state when the control voltages Vsw1 and Vsw2 are switched to a LOW level such as a ground potential GND (0 V), while they are brought into the ON state when the control voltages Vsw1 and Vsw2 are switched to a HIGH level such as a power source voltage Vcc, though they are of depletion type. Specifically, in a transmission mode, the control voltage Vsw1 is switched to the HIGH level and the control voltage Vsw2 is switched to the LOW level so that the transistor Q1 is brought into the ON state and the transistor Q2 is brought into the OFF state. In a reception mode, the control voltage Vsw1 is switched to the LOW level and the control voltage Vsw2 is switched to the HIGH level so that the transistor Q1 is brought into the OFF state and the transistor Q2 is brought into the ON state.
In general, the channel resistance Ron1 of the FET in the ON state is low (1Ω or less) so that an insertion loss resulting from the transistor Q1 is also low (0.5 dB or less). Accordingly, an output to be transmitted from a power amplifier which has been inputted to the transmitter terminal Tx passes through the resistance Ron1 and is conveyed with a low loss to the common terminal COM connected to the antenna. In the case of an RF signal, however, the signal may leak via the gate-source capacitance Cgs1 of the transistor Q1 shown in
By contrast, the source and drain of the transistor Q2 in the OFF state are coupled to each other via a capacitance, while a signal at an antenna terminal changes by using the dc voltage Vdc as a bias point and 0 V is applied to the gate terminal of the transistor Q2. Accordingly, if the center potential of the waveform (ii) of the RF voltage applied to the gate-source capacitance Cgs1 of the transistor Q1 is assumed to be “0”, such an RF voltage as has the waveform (i) centering around a value of −Vdc and having an amplitude of 2 (|Vdc|−|Vth|) is applied to the gate-source capacitance Cgs2 of the transistor Q2 in the OFF state. Here, Vth represents the threshold voltage of each of the transistors Q1 and Q2 so that, if a voltage higher than a value given by |Vdc|−|Vth| is applied between the gate and source of the transistor Q2, the transistor Q2 is turned ON and an RF signal conveyed to the antenna terminal via the transistor Q1 leaks to the receiver terminal Rx.
Accordingly, the amplitude of the maximum permissible input power in the switch circuit of
It is therefore an object of the present invention to provide a transmission/reception switching circuit which can be reduced in size and current consumption by reducing the number of components composing a system and a module and thereby increasing the mounting density and provide an electronic component for communication on which the transmission/reception switching circuit is mounted. Another object of the present invention is to provide a transmission/reception switching circuit which is small in insertion loss and harmonic distortion and provide an electronic component for communication on which the transmission/reception switching circuit is mounted.
Still another object of the present invention is to provide a transmission/reception switching circuit which allows an increase in the output power of the power amplifier and an electronic component for communication on which the transmission/reception switching circuit is mounted.
The above and other objects and novel features of the present invention will become apparent from the description of the present specification and the accompanying drawings.
The following is a brief description given to the outline of the representative aspects of the present invention disclosed in the present application.
Specifically, FETs connected in series or a multi-gate FET is used in place of a diode as an element composing a transmission/reception switching circuit in a wireless communication system such that the resistance values of gate resistors connected between individual gate terminals and a control terminal become progressively lower in a direction from the gate to which a highest voltage is applied toward the gate to which a lowest voltage is applied. Alternatively, in a switch circuit composed of a first transistor connected between a transmitter terminal to which a signal to be transmitted is inputted and a terminal connected to an antenna and a second transistor connected between the terminal connected to the antenna and a receiver terminal for supplying a received signal to a reception circuit, a dc voltage for biasing is applied preferably to each of the transmitter terminal and the terminal connected to the antenna.
With the foregoing means, the number of components composing the system and a module can be reduced and the mounting density can be increased by using the FET or FETs in place of a diode as an element composing the switch circuit. By progressively reducing the resistance values of the gate resistors in the direction from the gate to which a highest voltage is applied toward the gate to which a lowest voltage is applied, it becomes possible to circumvent the situation in which the FET to which a higher voltage is inputted is brought into the ON state earlier, reduce insertion loss, and thereby reduce harmonic distortion. By applying a dc voltage for biasing to each of the transmitter terminal and the terminal connected to the antenna, the maximum permissible power of an RF signal inputted to the transmitter terminal can be increased.
As the transistors Q1 and Q2, depletion-type P-channel HEMTs are used. Each of the transistors Q1 and Q2 is formed as a triple gate element in which three gate electrodes are formed relative to one channel. A control voltage Vsw1 is applied to the gate electrodes of the transistor Q1 via respective resistors R11, R12, and R13, while a control voltage Vsw2 is applied to the gate electrodes of the transistor Q2 via respective resistors R21, R22, and R23. Since the dc voltage Vdc has been applied to the source terminal of each of the transistors Q1 and Q2, the transistors Q1 and Q2 are brought into the OFF state when the control voltages Vsw1 and Vsw2 are switched to a LOW level such as a ground potential GND (0 V), while they are brought into the ON state when the control voltages Vsw1 and Vsw2 are switched to a HIGH level such as a power source voltage Vcc, though they are of depletion type.
Specifically, in a transmission mode, the control voltage Vsw1 is switched to the HIGH level and the control voltage Vsw2 is switched to the LOW level so that the transistor Q1 is brought into the ON state and the transistor Q2 is brought into the OFF state. In a reception mode, the control voltage Vsw1 is switched to the LOW level and the control voltage Vsw2 is switched to the HIGH level so that the transistor Q1 is brought into the OFF state and the transistor Q2 is brought into the ON state.
Although the resistors Rd1 and Rd2 are composed of external resistors in the present embodiment, it will easily be understood that they may also be composed of on-chip resistors. Instead of the resistors Rd1 and Rd2, inductors such as choke coils may also be used. However, the use of the resistors facilitates the implementation of an on-chip configuration, achieves a reduction in the number of components, and allows the scaling down of the system. As the resistance values of the resistors Rd1 and Rd2 are larger, it becomes possible to more reliably prevent the leakage of an RF component to signal lines for supplying the control voltages Vsw1 and Vsw2 and an increase in insertion loss. However, excessively large resistance values cause a slow switching response so that it is set to fall within the range of 5 kΩ to 20 kΩ.
In the present embodiment, the respective resistance values r11, r12, and r13 of the gate resistors R11, R12, and R13 for the transistor Q1 have been set to satisfy, e.g., r11=3×r13 and r12=2×r13 such that r11>r12>r13 is established. Likewise, the respective resistance values r21, r22, and r23 of the gate resistors R21, R22, and R23 for the transistor Q2 have also been set to satisfy r21>r22>r23, e.g., r21=3×r23 and r22=2×r23. Here, a value such as 5 kΩ is selected for each of r13 and r23.
Although the source-drain resistance is slightly higher than in the circuit of
In a transmission/reception switch circuit using a switch as shown in
Accordingly, the gate-source voltages Vgs1, Vgs2, and Vgs3 of the transistors Q21, Q22, and Q23 satisfy Vgs1>Vgs2>Vgs3. As a result, when such an RF voltage Vin as has the waveform (i) shown in
By contrast, if a switch as shown in
In the transistors Q11, Q12, and Q13 which are brought into the ON state during transmission also, the inputted RF voltage Vin is divided between the source and drain of each of the transistors Q11, Q12, and Q13 and the gate-source voltage Vgs1, Vgs2, and Vgs3 satisfy Vgs1>Vgs2>Vgs3. Accordingly, if the gate resistances are the same, the gate-source voltage of the transistor Q11 closest to the transmitter terminal Tx exceeds, earliest of all, a voltage Vbi termed a built-in potential at which a current in a positive direction brings to flow in the gate when the RF voltage indicated by the waveform (ii) of
By contrast, by adjusting the ratio among the resistance values r11, r12, and r13 of the gate resistors R11, R12, and R13 to 3:2:1 as in the embodiment, the gate-source voltages Vgs1, Vgs2, and Vgs3 of the transistors Q11, Q12, and Q13 become substantially the same. This circumvents the situation in which a current begins to flow earliest in the gate of the transistor Q11 closest to the transmitter terminal Tx. This also holds true for the switch circuit of
In addition, the switch circuit of
Although it is conceivably possible to use the terminal opposite to the terminal of the transistor Q2 to which the RF power is inputted as a point to which the bias voltage Vdc is applied, as shown in
Likewise, it is also possible to use, in the transistor Q1, the common terminal COM connected to the antenna on the other side, not the transmitter terminal Tx, as the point to which the bias voltage Vdc is applied. However, the arrangement involves the possibility that, due to the non-linearity of the on-resistance Ron of the transistor Q1, the operating point of the RF signal (the waveform (ii) of
In this embodiment, a switching transistor Q3 is provided between the common terminal COM connected to the antenna and a second receiver terminal Rx2 to be in parallel with the switching transistor Q2 in the embodiment of
In this embodiment, switching transistors Q3 and Q4 in a parallel configuration are provided between the switching transistor Q2 in the embodiment of
The module according to this embodiment comprises: a switch circuit (SWIC) 110 formed into a semiconductor integrated circuit; a power amplifier 121 for amplifying DCS signals at 1800 MHz to be transmitted and PCS signals at 1900 MHz to be transmitted; a power amplifier 122 for amplifying GSM signals at 800 MHz to 850 MHz to be transmitted; a control circuit 130 for generating signals for controlling the gains of the power amplifiers 121 and 122 and signals for ON/OFF control of a switch in the SWIC 110; lowpass filters 141 and 142 for removing harmonics from RF signals amplified by the power amplifiers 121 and 122; a demultiplexer 150 for separating DCS and PCS transmitted/received signals from GSM transmitted/received signals; and the like, which are mounted on a ceramic substrate 100 composed of a plurality of stacked dielectric layers each made of alumina or the like and having wires or microstrip lines each composed of a conductive layer formed on the top and back surfaces thereof.
The SWIC 110 is composed of two switch circuits as used in the embodiment of
Each of the power amplifiers 121 and 122 and the control circuit 130 is composed of a single or a plurality of semiconductor chips. Each of the lowpass filters 141 and 142 is composed of a resistor formed of a conductor layer on the ceramic substrate 100 and a capacitance between conductor layers or composed of a resistor element and a capacitor element mounted on the substrate. An impedance matching circuit composed of a microstrip line and an interlayer capacitance is provided between the power amplifiers 121 and 122 and the lowpass filters 141 and 142, though it is not depicted. A bias voltage Vdc is applied to the common terminals COM1 and COM2 of the SWIC 100 via external resistors Rd21 and Rd22, respectively. Likewise, the bias voltage Vdc is also applied to the transmitter terminals Tx1 and Tx2, though it is not depicted. The demultiplexer 150 is composed of a highpass filter HFT which allows the passage of DCS and PCS transmitted/received signals therethrough and a lowpass filter LFT which allows the passage of GSM transmitted/received signals therethrough.
Outside the module of this embodiment, an antenna ATN is connected to the demultiplexer 150, while low noise amplifiers 221 to 224 for amplifying received signals are connected to the receiver terminals Rx1, Rx2, Rx3, and Rx4 of the SWIC 110 via bandpass filters 211 to 214 each composed of a SAW filter. The low noise amplifiers 221 to 224 can be formed into a single semiconductor integrated circuit (termed an RF IC) together with a modulation circuit for modulating a signal to be transmitted, a mixer for performing up-conversion, a demodulation circuit for demodulating a received signal, a mixer for performing down-conversion, and the like.
The control circuit 130 generates a signal for controlling the gains of the power amplifiers 121 and 122 based on an output level indication signal Vramp supplied from a baseband circuit for generating I and Q signals based on data to be transmitted (a baseband signal) and generating the baseband signal from the demodulated I and Q signals and generates transmission/reception switch voltages Vsw1 and Vsw2 for the switch circuits in the SWIC 110 based on a signal indicative of a mode. The baseband circuit can be constructed as a semiconductor integrated circuit (IC) on a single semiconductor chip.
It has generally been known that the impedance of a transmission line differs depending on the frequency of a signal transmitted by the transmission line. In the embodiment of
In contrast to the module of the embodiment of
An RF signal modulated by a mixer 240 for modulation & up-conversion which modulates a signal transmitted from an RF oscillator 230 based on the I and Q signals inputted from a baseband circuit 300 is inputted to the power amplifiers 121 and 122. Received signals amplified by low noise amplifiers 221 and 222 are supplied to a mixer 250 for demodulation & up-conversion where they are demodulated. The demodulated I and Q signals are supplied to the baseband circuit 300 where they are processed. The RF oscillator 230 and the mixers 240 and 250 are formed as a semiconductor integrated circuit (RF IC) 200 on a single semiconductor chip.
Also in the embodiment of
In
A transistor formation region TAR1 formed with the positive layer, carrier supply layer, and contact layer of the switch transistor Q1, the source/drain electrodes thereof connected to the contact layer, the gate electrode thereof provided between the source/drain electrodes, and the like is provided on a portion of the surface of the semiconductor chip located between the lines L11 and L12. In addition, a transistor formation region TAR2 formed with the positive layer, carrier supply layer, and contact layer of the switch transistor Q2, the source/drain electrodes thereof connected to the contact layer, the gate electrode thereof provided between the source/drain electrodes, and the like is provided on a portion of the surface of the semiconductor chip located between the lines L12 and L13. Further, resistor formation regions PAR1 and PAR2 formed with resistor layers serving as the gate resistors R11 to R13 of the transistor Q1 and the gate resistors R21 to R23 of the transistor Q2 are formed sidewise (on the right side of the drawing) of these transistors Q1 and Q2.
As shown in enlarged relation in
In the transistor formation region TAR1, the source electrodes S1, S2, . . . are formed in a comb-shaped configuration in a direction from the line L11 toward the line L12 and the drain electrodes D1, D2, . . . are formed in a comb-shaped configuration in a direction from the line L12 toward the line L11. Between these electrodes, metal layers GM1, GM2, and GM3 serving as the gate electrodes are arranged in mutually parallel and meandering relation.
A description will be given next to an example of a cross-sectional structure of the switch transistors Q1 and Q2 composing the SWIC and the gate resistors R11 to R23 and a fabrication method therefor with reference to
First, in the same manner as in a normal HEMT fabrication process, a GaAs epitaxial layer 121, a GaAs layer 122 serving as an operating layer, an AlGaAs layer 123 serving as a carrier supply layer, and an n-GaAs layer 124 serving as a low-resistance contact layer are formed successively on a semiconductor insulating GaAs substrate 120. Then, the portion except for the transistor formation region is etched away and an insulating film 131 composed of a PSG film and an SiO film is formed. Subsequently, a WSiN film is formed on the insulating film 131 and then patterned to form a resistor layer 141 serving as gate resistors so that the state shown in
Although the specific description has been given thus far to the embodiments of the invention achieved by the present inventors, the present invention is not limited to the foregoing embodiments. It will easily be appreciated that various modifications and changes can be made without departing from the gist thereof.
For example, although the foregoing embodiments have applied the dc voltage Vdc which gives a bias point to each of the transmitter terminal Tx and the common terminal COM via the resistor, it is also possible to apply the dc voltage Vdc via an inductor such as a choke coil. In that case, the inductor may also be composed of an external element or an on-chip element formed on the same chip on which the transistors Q1 and Q2 are formed.
Although the dual gate transistors Q3 and Q4 are connected in series to the triple gate transistor Q2 in the example of
Although the description has been given to the case where the present invention is applied to a switch circuit suitable for a quad band system constructed to be capable of communication in accordance with the four modes of the GSM 800, the GSM 850, the DCS 1800, and the PCS 1900 and a dual band system constructed to be capable of communication in accordance with the two modes of the GSM and the DCS and to a module on which the switch circuit is mounted together with power amplifiers, the present invention is not limited thereto. The present invention is also applicable to a switch circuit used for a system such as a wireless LAN which transmits and receives signals in, e.g., the 2.4 GHz band and the 5 GHz band. The following is a brief description of effects achievable by the representative aspects of the present invention disclosed in the present application. Specifically, by using a FET in place of a diode as an element composing a switch circuit in accordance with the present invention, the number of components composing a communication system and a module (electronic component for communication) can be reduced and the mounting density can be increased. By controlling the resistance values of the gate resistors such that they become progressively smaller in a direction from the gate to which a highest voltage is applied toward the gate to which a lowest voltage is applied, it becomes possible to circumvent the situation in which a FET to which a higher voltage is inputted is brought into the ON state earlier, reduce insertion loss, and reduce harmonic distortion.
By further applying a dc voltage for biasing to each of a transmitter terminal and a terminal connected to an antenna, the maximum permissible power of an RF signal inputted to the transmitter terminal can be increased. As a result, even when a wireless communication system having a large maximum output power is used, the insertion loss is small and leakage power from a transmitter to a receiver is small in amount so that harmonic distortion is thereby reduced.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2003-208960 | Aug 2003 | JP | national |
The present application is a divisional of application Ser. No. 10/921,211, filed Aug. 19, 2004, which claims priority from Japanese Patent Application JP 2003-208960 filed on Aug. 27, 2003, the content of which are hereby incorporated by reference into this application.
| Number | Date | Country | |
|---|---|---|---|
| Parent | 10921211 | Aug 2004 | US |
| Child | 11892044 | Aug 2007 | US |
