The present invention is generally related to electrical circuits, and, more particularly, to a circuit that provides a voltage multiplier effect, such as may be used to facilitate ignition of a gas discharge lamp.
It is known that in lighting ignition circuits for igniting a gas discharge lamp, such as an automotive high intensity discharge (HID) headlamp, the ignition voltage is traditionally obtained by resistance-capacitance (R-C) networks, or other voltage-conditioning networks at the ballast side of the lighting ignition circuit. An ignition pulse can be generated across the lamp when the primary winding of a high voltage (HV) ignition transformer receives a voltage from the R-C network or the voltage-conditioning network.
One common disadvantage of such ignition circuits is that, unless a relatively high turn-ratio HV ignition transformer is utilized, the voltage from the R-C network or the voltage-conditioning network (applied at the primary side of the HV transformer) is not sufficiently high to develop the required break down voltage across a spark gap in series with the primary side of the HV transformer. As a consequence of using a transformer with a high turn-ratio, the electromagnetic coupling effected between the primary and secondary windings of the HV transformer is somewhat lossy. Moreover, having to use a high turn-ratio HV transformer increases the costs of assembly and/or manufacturing of the HV transformer, and also leads to increases in the size and weight of the transformer. Thus, it is desirable to provide a lighting ignition circuit that in a cost-effective manner addresses the foregoing issues.
Generally, the present invention fulfills the foregoing needs by providing in one aspect thereof an ignition circuit as may be used for igniting a gas discharge lamp. The circuit includes a voltage multiplier circuit connected to receive a signal corresponding to a DC bus voltage level from a rectifier circuit. The voltage multiplier circuit includes first and second voltage storing circuits configured to each respectively store a voltage level corresponding to at least twice the DC bus voltage level. The voltage multiplier circuit further includes a peak voltage holding circuit connected to the first and second voltage storing circuits to accumulate a voltage level corresponding to at least four times the DC bus voltage level. The circuit further includes an ignition module having a transformer selectively connected by way of a switch to the voltage multiplier circuit through a primary winding to receive the voltage accumulated at the peak voltage holding circuit, and thereby generate an ignition pulse voltage applied to the lamp through a secondary winding of the transformer.
These and other advantages of the invention will be more apparent from the following description in view of the drawings that show:
In one example embodiment, circuit 10 comprises a rectifier circuit 14, such as a diode rectifier Db and a capacitor Cb. Rectifier circuit 14 is connected to an inverter 16, such as may comprise in one example embodiment four power switches SW1-SW4 connected in a full-bridge inverter configuration. Rectifier circuit 14 is further connected to a voltage multiplier circuit 18, which in turn is connected to a voltage pulse module 20 (e.g., an ignition module). Lamp 12 is connected to receive respective signals from inverter circuit 16 during steady state operation, and from ignition module 20 during a lamp starting (e.g., ignition) condition. The principle of operation of circuit 10 is explained below in the context of a four-wire connection configuration, as seen in the example embodiment of
When waveform 22 is in a positive polarity state, rectifier Db will switch to a conductive state and a second capacitor C2 in voltage multiplier circuit 18 will be in parallel circuit with first capacitor C1 through a diode D2. As shown in
When diode D2 is turned off, first capacitor C1 in series circuit with capacitor C2 will charge a third capacitor C3 through a diode D3 and a resistor R1. It will be appreciated that diode D3, resistor R1 and third capacitor C3 function as a peak voltage holding circuit.
For example, in a case where input waveform 22 is derived in a DC/DC converter of a type generally referred as a flyback converter. In this example, Uv=nUin, Uw=Uo, and the turn-ratio n of a transformer in the flyback converter is defined by the following equation: n=(1−d)Uo/(dUin), wherein Uin represents the input voltage to the flyback converter, and d represents the duty cycle of the flyback converter. Presuming that the duty cycle is 0.5, then n=Uo/Uin, and in this case Uv=Uo. Thus, in this case the voltage that develops across third capacitor C3 is equal to 4 Uo. It will be appreciated that in a practical implementation the turn-ratio can be designed, if so desired, to be larger than the ratio Uo/Uin, and thus the voltage that will develop across third capacitor C3 in some cases can be higher than 4 Uo. In this example, the voltage multiplying effect depends on the selection of the duty cycle d and turn-ratio n. It will be understood that the present invention is not restricted to any particular architecture for generating the input waveform 22, since other converter architectures may be used, such as center-tap boost converter, sepic converter, etc. For readers desirous of general background information regarding examples of converter architectures reference is made to textbook titled “Power Electronics Circuits, Devices and Applications, 2nd Ed., by M. H. Rashid, which textbook was published by Prentice-Hall, Inc., and is herein incorporated by reference.
Once the voltage level across third capacitor C3 is sufficiently close to the voltage level defined by 2(Uo+Uv) (e.g., four times the DC bus voltage), a switch S1 will be actuated to a conductive state and the electrical energy stored in capacitor C3 will be transferred to the primary side of HV transformer T1. It will be appreciated that switch S1 is used as a generic representation of various examples of switching means, such as a spark gap, break down diode, sidac, thyristor, insulated gate bipolar transistor (IGBT), metal oxide semiconductor field effect transistor (MOSFET), relay, etc. At the secondary side of HV transformer T1, a high voltage pulse (e.g., >25 kv) will be generated so that lamp 12 is ignited. It is contemplated that ignition circuit 10 can realize a hot re-strike of HID lamp 12.
It will be appreciated that one advantageous aspects of a circuit embodying aspects of the present invention is that with straightforward and relatively low-cost circuitry one is able to apply to the primary voltage of the HV transformer multiple times the available DC bus voltage.
A corollary of the foregoing advantage is that the turn-ratio of HV transformer T1 can be reduced and this is conducive to achieving cost-savings in the assembly and manufacturing of such a transformer. Furthermore, the size and weight of transformer T1 can also be advantageously reduced. As will also be appreciated by those skilled in the art, the electromagnetic coupling effected between the primary and secondary sides of the HV transformer is also more efficient as compared to a transformer with a higher turn-ratio.
For example, presuming an implementation that quadruples the DC bus voltage, and further presuming that the available DC bus voltage level is 400V, then the primary voltage applied to the HV transformer is 1600V. If the desired secondary voltage is approximately 25 kV, then the turn-ratio of the HV transformer can be conceptually set to 16, If the number of turns used in the primary winding is three, then the number of turns of the secondary can be set to 48 turns. The assembly and manufacture of such a transformer becomes simpler and more cost-effective as compared to prior art implementations.
Compare the foregoing example of a circuit embodying aspects of the present invention, with the following example regarding a prior art ignition circuit that lacks a voltage multiplying effect. Once again presuming the DC bus voltage (Uo) is 400V, then in the absence of voltage multiplication, the primary voltage applied to the HV transformer will be 400V. If the desired secondary voltage is also approximately 25 kV, then the turn-ratio will have to be set to at least 62.5, Presuming the number of turns of the primary winding is three, then the number of turns for the secondary winding would have to be set to at least 188 turns.
Another realizable advantage of a circuit embodying aspects of the present invention is that if one were to keep the turn-ratio of the HV transformer unchanged relative to a prior art HV transformer, in this case the required DC bus voltage can be advantageously reduced. This could be advantageous for several reasons, e.g., lower voltage stress to semiconductor electronics, lower step-up ratio for applications where a low input voltage is utilized (e.g. low-voltage battery application), reduced power losses and improved efficiency in power switches.
As shown in
In operation, circuit 10 includes a rectifier circuit 14 responsive to a variable voltage signal (e.g., square wave 22) having a peak voltage corresponding to a DC bus voltage level. A voltage multiplier circuit 18 is connected to the rectifier circuit 18 to receive an output signal from the rectifier circuit, such as the signal depicted in
While the preferred embodiments of the present invention have been shown and described herein, it will be understood that such embodiments are provided by way of example only. Numerous variations, changes and substitutions will occur to those of skill in the art without departing from the invention herein. Accordingly, it is intended that the invention be limited only by the spirit and scope of the appended claims.
Number | Name | Date | Kind |
---|---|---|---|
5367227 | Gademann et al. | Nov 1994 | A |
5892332 | Drews et al. | Apr 1999 | A |
5894202 | Betz et al. | Apr 1999 | A |
6057650 | Betz et al. | May 2000 | A |
6075327 | Albou | Jun 2000 | A |
6144171 | Clements et al. | Nov 2000 | A |
6181081 | Hirschmann et al. | Jan 2001 | B1 |
6188180 | Diamond | Feb 2001 | B1 |
6204611 | Bouwman et al. | Mar 2001 | B1 |
6366030 | Ito et al. | Apr 2002 | B1 |
6392363 | Decker | May 2002 | B1 |
6583585 | Takeda et al. | Jun 2003 | B2 |
7071632 | Ohsawa | Jul 2006 | B2 |
Number | Date | Country |
---|---|---|
0933977 | Aug 1999 | EP |
0933976 | Mar 2000 | EP |
1086609 | Mar 2001 | EP |
1056315 | Jul 2003 | EP |
1056314 | Sep 2003 | EP |
2002329 | Nov 2002 | JP |
Number | Date | Country | |
---|---|---|---|
20080055939 A1 | Mar 2008 | US |