"Experimental 4-Mb Flash EEPROM with Sector Erase", IEEE Journal of Solid-State Circuits, Mike McConnell, et al., vol. 26, No. 4, Apr. 1991, pp. 484-491. |
"A High-Density NAND EEPROM with Block-Page Programming for Microcomputer Applications", IEEE Journal of Solid-State Circuits, Yoshihisa Iwata, et al., vol. 25, No. 2, Apr. 1990, pp. 417-424. |
"A 4-Mbit NAND-EEPROM with Tight Programmed Vt Distribution", Tanaka et al., 1990 Symposium on VLSI Circuits Digest of Technical Papers, pp. 105-106. |
"A New Erasing and Row Decoding Scheme for Low Supply Voltage Operation 16 Mb/64-Mb Flash Memories", Miyawaki et al., IEEE Journal of Solid-State Circuits, vol. 27, No. 4, Apr. 1992, pp. 583-5887. |
"An Experimental 4-Mbit CMOS EEPROM with a NAND-Structured Cell", Momodomi et al., IEEE Journal of Solid-State Circuits, Vo. 24, No. 5., Oct. 1989, pp. 1238-1241. |
"An In-System Reprogrammable 32KX8 CMOS Flash Memory", Kynett et al., IEEE Journal of Solid-State Circuits, vol. 23, Nov. 5, Oct. 1988, pp. 1157-1163. |
Nikkei Electronics, Feb. 17, 1992 (No. 547), pp. 180-181. |
"A 3.42 .mu.m2Flash Memory Cell Technology Conformable to a Sector Erase", Kume et al., 1991 Symposium on VLSI Technology, pp. 77-78. |
"A 4-MB NAND EEPROM with Tight Programmed Vt Distribution", Momoodomi et al., IEEE Journal of Solid-State Circuits, vol. 26, No.4, Apr. 1991, pp. 492-495. |
"A 5V Only 16Mbit Flash EEPROM Cell Using Highly Reliable Write/Erase Technologies", Kodama, et al., 1991 Symposium on VLSI Technology, pp. 75-76. |
"An Asymmetrical Lightly Doped Source Cell for Vitural Ground High-Density EPROM's", Yoshikawa et al., IEEE Transactions on Electron Devices, vol.37, No. 4, Apr. 1990, pp. 1046-1051. |
Jacob Millman, Ph.D. et al., Microelectronics Second Edition, McGraw Hill Book Company, 1987, pp. 191-193. |