The present invention relates to power system, in particular, an improved electromagnetic transient simulation method for a field programmable logic array.
Electromagnetic transient simulation is an important tool for power system stability analysis and control research. The electromagnetic transient simulation includes off-line simulation and real-time simulation. At present, off-line electromagnetic transient simulation softwares, for examples, Matlab/Simulink and PSCAD/EMTDC, have some common problems such as slow simulation speed, long time consumption, and no support for real-time interaction with external hardware, which cannot meet higher experimental requirements such as hardware-in-loop (HIL). Currently, the real-time electromagnetic transient simulation attracts more and more attention by the virtue of the characteristics of high computing efficiency, good precision, and strong interactivity.
The EMTP (Electro-Magnetic Transient Program) algorithm based on the companion circuit model was first proposed in the late 1960s, and due to its fast simulation speed, high accuracy and good numerical stability, it gradually became the mainstream algorithm of electromagnetic transient simulation. The current off-line electromagnetic transient simulation software is mainly developed based on the EMTP method. However, the EMTP algorithm is mostly run on a general-purpose computer based on the CPU and limited by the hardware computing capacity and high-serialization processing mode. Therefore, it is difficult to support the real-time electromagnetic transient simulation of the power system containing high-frequency power electronic devices.
At present, real-time electromagnetic transient simulation platforms, such as RTDS, RT-LAB etc., have been widely used in the research of power systems, and they all use Field Programmable Gate Array (FPGA) architecture to realize the real-time electromagnetic transient simulation of the power system containing power electronic devices. Different from serial hardwares such as a CPU (central processing unit) etc., the FPGA has the advantages of strong computing capability and high parallelism architecture, the computing speed is guaranteed to realize a small step size of the real-time electromagnetic transient simulation.
The traditional EMTP algorithm is designed based on the CPU architecture. A large number of serial structures exist in a algorithm flow; if it is directly compiled and run on the FPGA, a large number of FPGA hardware resources will be consumed, and the efficiency and real-time performance of real-time simulation are reduced.
The present invention, by integrating topological parameters and compressing a simulation circulation flow in the FPGA, greatly improves the efficiency of the real-time electromagnetic transient simulation. The present invention provides a real-time simulation method suitable for a field programmable logic array (FPGA) which avoids complex initialization operation in the FPGA, simultaneously compresses a flow of a main part of a simulation cycle in the FPGA to the maximum extent, cures the defects of the traditional EMTP algorithm, and greatly improves the efficiency of electromagnetic transient simulation based on the FPGA.
The technical solution of the present invention is as follows.
The electromagnetic transient simulation method for a field programmable logic array of the present invention comprises the following steps, where steps (1) to (5) are initialization stages, and step (6) is the main part of the simulation cycle. The steps of the method are as follows:
The present invention has the technical effects.
The present invention is described with reference to a dual active bridge (DAB) circuit as shown in
When the method of the present invention is used for specifically realizing the real-time simulation of DAB, the hardware is mainly a PXIe case of American National Instruments (NI), where PXIe-8135 is a PXIe controller mainly responsible for the simulation of a DAB control system, and is communicated with an upper computer via Ethernet to display a real-time simulation waveform on the host computer; and PXIe-7975R is an FPGA module mainly responsible for the DAB circuit simulation, and is connected with an external controller and an oscilloscope via an I/O port so as to preform hardware-in-the-loop simulation. Real-time communication is carried out between the two by a PXIe bus to complete real-time simulation.
The host computer program, the PXIe controller program and the FPGA module program for carrying out real-time simulation through the method of the present invention are programmed and realized by the Labview development environment of American National Instruments (NI). Using the Labview development environment, the host computer can communicate with the PXIe controller, and display simulation waveforms, etc.; and the PXIe controller can communicate with the host computer, read and write data from the FPGA module, simulate the control system of DAB, etc. The above programs do not fall within the scope of the present invention, and there is a related program example on the official website of American National Instruments (NI), so the greater details are not provided here. In the present invention, it is programmed by Labview, and specifically implemented by the FPGA module, and
In one embodiment of the electromagnetic transient simulation method for the field programmable logic array of the present invention, the method comprises the steps of:
I
his
10=[0 −180.9965 90.8266 −304.9359 −304.9359 90.8266 3.1455 0 −6.6805 −0.5579 −0.5579 −6.6805 −0.0511 0]T
Isrc10=[−40000 0 0 0 0 0 0 0 0 0 0 0 0 0]T
Vn10=[180.9965 182.1912 −1.1947 1.0197 0.0761 0.3433 −0.2921 0.0511]T
Ibrn10=[−21900.3489 21717.0625 93.2160 90.0705 90.0705 93.2160 3.1455 3.1455 −6.0962 0.1948 0.1948 −6.0962 5.8993 0.0020]T
Table 1 shows DAB circuit parameters for real-time simulation under the method of the present invention. Table 2 shows the utilization of hardware resources in real-time simulation of DAB under the method of the present invention. Table 3 shows the simulation step sizes and running time in one step size per cycle for real-time simulation of DAB under the method of the present invention.
Number | Date | Country | Kind |
---|---|---|---|
201910756530.1 | Aug 2019 | CN | national |
The subject application is a continuation of PCT/CN2019/106094 filed on Sep. 17, 2019, which claims priority on Chinese Application No. CN201910756530.1 filed on Aug. 16, 2019 in China. The contents and subject matter of the PCT international application and the Chinese priority application are incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
5531122 | Chatham | Jul 1996 | A |
6154716 | Lee | Nov 2000 | A |
7260510 | Sumida | Aug 2007 | B2 |
8065129 | Rahmat | Nov 2011 | B1 |
8326591 | Cai | Dec 2012 | B1 |
10380290 | Rasekh | Aug 2019 | B1 |
10860767 | Farhan | Dec 2020 | B1 |
20030065486 | Sumida | Apr 2003 | A1 |
20050273309 | Yoneyama | Dec 2005 | A1 |
20080052651 | Wang | Feb 2008 | A1 |
20110071812 | Fang | Mar 2011 | A1 |
20120078605 | Rahmat | Mar 2012 | A1 |
20140114636 | Daloukas | Apr 2014 | A1 |
20160080221 | Ramachandran | Mar 2016 | A1 |
20160373236 | Ha | Dec 2016 | A1 |
20170061047 | He | Mar 2017 | A1 |
20170132343 | Joseph | May 2017 | A1 |
20170153682 | Duan | Jun 2017 | A1 |
20180247003 | Weiss | Aug 2018 | A1 |
20180341882 | Long | Nov 2018 | A1 |
20190067939 | Sheng | Feb 2019 | A1 |
20200096959 | Gubba Ravikumar | Mar 2020 | A1 |
20200125686 | Zhu | Apr 2020 | A1 |
20210050722 | Wang | Feb 2021 | A1 |
Number | Date | Country |
---|---|---|
102891483 | Jan 2013 | CN |
106250614 | Dec 2016 | CN |
106844900 | Jun 2017 | CN |
109299531 | Feb 2019 | CN |
20080022403 | Mar 2008 | KR |
Entry |
---|
Yue et al. (Node-splitting Approach Used for Network Partition and Parallel Processing in electromagnetic Transient Simulation, IEEE, 2004, pp. 425-430) (Year: 2004). |
U.S. Appl. No. 17/024,593 filed Sep. 17, 2020, Keyou Wang et al. |
Number | Date | Country | |
---|---|---|---|
20210049313 A1 | Feb 2021 | US |
Number | Date | Country | |
---|---|---|---|
Parent | PCT/CN2019/106094 | Sep 2019 | WO |
Child | 17086259 | US |